DC Analysis of InP/GaAsSb DHBT Device Er. Ankit Sharma 1, Dr. Sukhwinder Singh 2

Similar documents
AC Analysis of InP/GaAsSb DHBT Device 1 Er. Ankit Sharma, 2 Dr. Sukhwinder Singh 1

An Overview of InP/GaAsSb/InP DHBT in Millimeter and Sub-millimeter Range

InP HBT technology development at IEMN

High performance InP/InAlAs/GaAsSb/InP double heterojunction bipolar transistors

Enhanced Emitter Transit Time for Heterojunction Bipolar Transistors (HBT)

Modelling Electronic Characteristic of InP/InGaAs Double Heterojunction Bipolar Transistor

NOVEL 4H-SIC BIPOLAR JUNCTION TRANSISTOR (BJT) WITH IMPROVED CURRENT GAIN

HOT ELECTRON INJECTION EFFECT AND IMPROVED LINEARITY IN TYPE-I/II DHBT FOR MILLIMETER-WAVE MIXED SIGNAL CIRCUIT APPLICATIONS KUANG-YU CHENG

HIGH-SPEED TYPE-II GaAsSb/InP DHBTs FOR MIXED-SIGNAL IC APPLICATIONS HUIMING XU DISSERTATION

A New SiGe Base Lateral PNM Schottky Collector. Bipolar Transistor on SOI for Non Saturating. VLSI Logic Design

Indium Phosphide and Related Materials Selectively implanted subcollector DHBTs

Analysis and Design of a Low Voltage Si LDMOS Transistor

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34

Chapter 6. Silicon-Germanium Technologies

LEDs, Photodetectors and Solar Cells

InGaP/GaAsSb/GaAs DHBTs with low turn-on voltage and high current gain. Yan, BP; Hsu, CC; Wang, XQ; Bai, YK; Yang, ES

Chapter 1. Introduction

Davinci. Semiconductor Device Simulaion in 3D SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD

SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET)

Simulation of GaAs MESFET and HEMT Devices for RF Applications

3-7 Nano-Gate Transistor World s Fastest InP-HEMT

PHYSICS OF SEMICONDUCTOR DEVICES

Equivalent circuit modeling of InP/InGaAs Heterojunction Phototransistor for application of Radio-on-fiber systems

RF and Microwave Semiconductor Technologies

RECENTLY, InP/GaAsSb/InP double heterojunction bipolar

Department of Electrical Engineering IIT Madras

Up to 6 GHz Low Noise Silicon Bipolar Transistor Chip. Technical Data AT-41400

CHAPTER 2 HEMT DEVICES AND BACKGROUND

High Power Performance InP/InGaAs Single HBTs

CHAPTER 8 The PN Junction Diode

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

Gallium nitride futures and other stories

Optical Amplifiers. Continued. Photonic Network By Dr. M H Zaidi

Electronics The basics of semiconductor physics

Introduction to semiconductor technology

Design and Simulation of N-Substrate Reverse Type Ingaasp/Inp Avalanche Photodiode

Single-stage G-band HBT Amplifier with 6.3 db Gain at 175 GHz

Design of Gate-All-Around Tunnel FET for RF Performance

Alternative Channel Materials for MOSFET Scaling Below 10nm

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur

Downloaded from

Lecture Course. SS Module PY4P03. Dr. P. Stamenov

Prepared by: Dr. Rishi Prakash, Dept of Electronics and Communication Engineering Page 1 of 5

Lecture 18: Photodetectors

InGaP/InGaAs Doped-Channel Direct-Coupled Field-Effect Transistors Logic with Low Supply Voltage

A GaAs/AlGaAs/InGaAs PSEUDOMORPHIC HEMT STRUCTURE FOR HIGH SPEED DIGITAL CIRCUITS

A High Breakdown Voltage Two Zone Step Doped Lateral Bipolar Transistor on Buried Oxide Thick Step

Fundamentals of Power Semiconductor Devices

Optimize BJT For Small Dimensions and High- Frequency Analysis

Reg. No. : Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester

InP-based Complementary HBT Amplifiers for use in Communication Systems

techniques, and gold metalization in the fabrication of this device.

InP AND GaAs COMPONENTS FOR 40 Gbps APPLICATIONS

High Performance Lateral Schottky Collector Bipolar Transistors on SOI for VLSI Applications

DEFENSE TECHNICAL INFORMATION CENTER

Design of High Performance Lateral Schottky Structures using Technology CAD

15 Transit Time and Tunnel NDR Devices

Fabrication of antenna integrated UTC-PDs as THz sources

CHAPTER 8 The PN Junction Diode

Gallium nitride (GaN)

Lecture 24: Bipolar Junction Transistors (1) Bipolar Junction Structure, Operating Regions, Biasing

Semiconductor Lasers Semiconductors were originally pumped by lasers or e-beams First diode types developed in 1962: Create a pn junction in

Optical Fiber Communication Lecture 11 Detectors

CMOS Phototransistors for Deep Penetrating Light

Class Notes by. K.Elampari, Associate Professor of Physics, S.T.Hindu college, Nagercoil 1

Modelling and Analysis of Four-Junction Tendem Solar Cell in Different Environmental Conditions Mr. Biraju J. Trivedi 1 Prof. Surendra Kumar Sriwas 2

Proposal and Design of SALTran: A New Surface Accumulation Layer Transistor for Enhanced Current Gain

UNIT 3 Transistors JFET

Bipolar Junction Transistor (BJT) Basics- GATE Problems

Downloaded from

Analog & Digital Electronics Course No: PH-218

Semiconductor Device Physics and Simulation

Università degli Studi di Roma Tor Vergata Dipartimento di Ingegneria Elettronica. Analogue Electronics. Paolo Colantonio A.A.

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

EFFECT OF SUBSTARTE PARASITICS ON HETEROJUNCTION BIPOLAR TRANSISTORS

Investigations on Compound Semiconductor High Electron Mobility Transistor (HEMT)

Full H-band Waveguide-to-Coupled Microstrip Transition Using Dipole Antenna with Directors

UNIT-4. Microwave Engineering

Semiconductor Devices

Low Noise Dual Gate Enhancement Mode MOSFET with Quantum Valve in the Channel

Active Technology for Communication Circuits

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY)

Small-Signal Analysis and Direct S-Parameter Extraction

Surface Mount Low Noise Silicon Bipolar Transistor Chip. Technical Data AT-41411

100+ GHz Transistor Electronics: Present and Projected Capabilities

OPTOELECTRONIC mixing is potentially an important

MSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University

1) A silicon diode measures a low value of resistance with the meter leads in both positions. The trouble, if any, is

DESIGN AND SIMULATION OF A GaAs HBT POWER AMPLIFIER FOR WIDEBAND CDMA WIRELESS SYSTEM

A STUDY INTO THE APPLICABILITY OF P + N + (UNIVERSAL CONTACT) TO POWER SEMICONDUCTOR DIODES AND TRANSISTORS FOR FASTER REVERSE RECOVERY

ET215 Devices I Unit 4A

Dual Feed Microstrip Patch Antenna for Wlan Applications

Design of 10-bit current steering DAC with binary and segmented architecture

InP-based Waveguide Photodetector with Integrated Photon Multiplication

π/4 7π/4 Position ( µm)

Performance Optimization of Dynamic and Domino logic Carry Look Ahead Adder using CNTFET in 32nm technology

Up to 6 GHz Medium Power Silicon Bipolar Transistor. Technical Data AT Plastic Package

Optimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD Tools

Laboratory exercise: the Bipolar Transistor

Design and Performance of InGaAs/GaAs Based Tandem Solar Cells

Transcription:

IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 5, Ver. I (Sep - Oct.2015), PP 48-52 www.iosrjournals.org DC Analysis of InP/GaAsSb DHBT Device Er. Ankit Sharma 1, Dr. Sukhwinder Singh 2 1 Research Scholar PEC University of Technology, Chandigarh INDIA 2 Supervisor, Assistant Professor PEC University Of Technology, Chandigarh INDIA Email: 1 ankitdit2011@gmail.com, 2 sukhwindersingh@pec.ac.in Abstract : Tremendous increment in the high speed demands of data rate results in the continuous development in Type II InP/GaAsSb/InP Dual Heterojunction Bipolar Transistor Device. Physical based two dimensional device simulators, Atlas tool is used to study the DC operation and performance of InP/GaAsSb Dual Heterojunction Bipolar Transistor Device approaching Giga Hertz frequency range. Gallium Arsenide Antimonide lattice matched to Indium Phosphide is the replacement of Indium Gallium Arsenide based DHBTs because of its non collector blocking effect. Simulated device has shown a dc peak current gain of 70-80 db, turn on voltage of 0.1V for 0.5 x 1 µm 2 emitter device having 15nm thick uniform GaAsSb base. Keywords - Double Heterojunction Bipolar Transistor (DHBTs), Indium phosphide (InP),Gallium Arsenide Antimonide (GaAsSb),Indium Gallium Arsenide (InGaAs), Heterojunction Bipolar Transistor (HBTs), maximum oscillation frequency (f MAX ), cutoff frequency (f T ). I. Introduction In today s scenario, double heterojunction bipolar transistors (DHBTs) have niche market in wideband communication industry, RF amplification and space exploration [1]. DHBTs have shown unprecedented performance in term of high speed, higher current gain, lower operating voltage and lower noise [2]. Among the Indium Phosphide based heterojunction bipolar transistor, InP/InGaAs based (HBTs) have respond good figure of merits in term of cutoff frequency f T & f MAX but experience lower breakdown voltage due to thinner bandgap Ga 0.47 In 0.53 As collector. Use of GaAsSb material as base in InP DHBTs results in higher Breakdown voltage by reducing impact ionization in the collector layer and results in higher cutoff frequency f T & f MAX and higher breakdown compare to InP/InGaAs DHBT and other InP HEMTs [3]. InP/GaAsSb DHBTs have shown outstanding results in Giga Hertz frequency ranges and approaching toward Tetra Hertz frequency range [4]. GaAsSb base layer have results in better solution compare to InGaAs based DHBT device because of type II band alignment of GaAsSb/InP heterojunction causes unhindered injection of electron from GaAsSb base in to InP collector [5]. In this paper DC simulation of the device is reported. Energy band diagram, carrier distribution & Dc characteristics of InP/DHBT is reported with uniform GaAsSb base and InP collector. II. InP/GaAsSb DHBT Structure The InP/GaAsSb DHBTs consists of lattice matched GaAs 0.51 Sb 0.49 base (E G =0.72eV) and InP based emitter and collector region (Eg 1.35eV) [5]. Triple mesa DHBTs structure consists of semi - insulating InP substrate, 500 Å thickness & doping of N + = 2.10 19 cm -3 In 0.53 Ga 0.47 As sub collector layer, 2000 Å thickness & doping of N - = 2.10 16 cm -3 InP collector layer, 150 Å thickness & doping of P + = 7.10 19 cm -3 Ga 0.51 As 0.49 Sb base, 900 Å thickness & doping of N - = 7.10 17 cm -3 InP emitter layer, 500 Å thickness & doping of N - = 3.10 19 cm -3 InP emitter cap layer, 1000 Å thickness & doping of N + = 1.10 19 cm -3 In 0.53 Ga 0.47 As emitter contact layer. Base, emitter & collector contacts have dimension of 0.5µm x 0.2µm with gold metal of resistivity of 2.35µΩcm. Physically-based two dimension simulation of semiconductor devices is performed using TCAD tool, SILVACO for analyze the deep study of the energy band diagrams, Dc current gain, Gummel characteristics and junction capacitance of the device [6]. Simulation is performed, considers the impact of Poisson equation, carrier continuity equation, Shockley Read Hall recombination (SRH), Auger recombination, and Boltzmann statistics on stable functioning of the device. Our device was design with an emitter up triple mesa structure. Emitter area of 0.5 x 1 µm 2 is considered for simulation. The junction area between base-collector and base-emitter result in the reduction of charge storage in respective junction, which finally result in increasing the maximum oscillation frequency of the device. Figure 1 shows the schematic cross section of the InP/GaAsSb DHBT device. III. Simulation Details The Simulation done by activating the following Shockley-Read hall recombination model, concentration dependent mobility model, parallel electric field dependence mobility model, Hot electron model in Atlas tool. Activation of these model results in efficient simulation of the device. Newton numerical algorithm used to solve equations. For thin base, transport process is not diffusive as carriers meet lesser DOI: 10.9790/2834-10514852 www.iosrjournals.org 48 Page

collision in crossing the base. Electron enters into base, overcome conduction band spike with higher energy and velocity. Activating the Hot electron model reduces the transit time of carrier through base by replacing slow diffusive motion by fast ballistic propagation [7]. Fig.1. Schematic view of InP/GaAsSb DHBT IV. Device Characteristics & Results Energy band diagram of the proposed DHBT structure is shown in figure 2.Band offset of conduction band in InP/GaAsSb DHBT device is shown in figure 3. Band offset between base-emitter conduction bands is 0.18 ev where as band offset between base-collector junctions is found to be 0.78 ev. Fig.2. Energy band diagram of simulated InP/GaAsSb DHBT. Energy band gap of GaAsSb base is smaller than the energy band gap of InP emitter. For our InP/GaAsSb DHBT, however, the hot-electron effect will modify the transit time across the base-collector space charge region, since the conduction band edge for the base is above that of the collector layer as seen in Figure 2. We can conclude hot electron model is dominant transport mechanism through the base of the InP/GaAsSb DHBT and the reason for impressive ft and fmax performance in spite of the low carrier mobility in the GaAsSb base [7]. Energy band gap of the different layers conduction band and valence band are shown in figure 3. With increment of the base supply voltage results in increment in Junction capacitance of the base-collector junction as well as base-emitter junction as shown in figure 4 (a) & 4(b). DOI: 10.9790/2834-10514852 www.iosrjournals.org 49 Page

The Common emitter InP/GaAsSb DHBTs device have shown the turn on voltage of 0.1 V as shown in figure 5. Base current saturates to 10mA at base voltage of 0.9 V. The Gap between base current and collector current in figure 5 represents the dc gain of transistor. Simulate InP/GaAsSb device have reported dc gain of 80-70 db as shown in figure 6. The output characteristics of simulated InP/GaAsSb DHBTs device is shown in figure 7. Device has shown saturation current of 180 ma at collector emitter voltage difference of 1.4V at base current 100µA. Fig.3. Band offset of proposed DHBT Device. Fig.4.a Capacitance of the collector-base junction. DOI: 10.9790/2834-10514852 www.iosrjournals.org 50 Page

Fig.4.b Capacitance of the base-emitter junction. Fig 6. Dc gain of simulated InP/GaAsSb DHBTs Fig 5. CE Transfer characteristic of proposed InP/GaAsSb DHBTs at room temperature. Fig 6. Output characteristics of Common Emitter InP/GaAsSb device with base step size of 100 µa. DOI: 10.9790/2834-10514852 www.iosrjournals.org 51 Page

V. Conclusion A Two dimensional device modeling, using Atlas tool for the InP/GaAsSb DHBT results in turn on voltage of 0.1V. Device have reported a peak dc gain of 70-80 db with emitter area of 0.5 x 1µm 2. References [1] H. G. Liu, O. Ostinelli, Y. P. Zeng, and C. R. Bolognesi, High-Current-Gain InP/GaInP/ GaAsSb/InP DHBTs With ft =436 GHz IEEE Electron Device Lett., 2007. [2] K.Ikossi, GaAsSb for Heterojunction Bipolar Transistor, IEEE Transactions on Electron Device, 2007. [3] M.W. Dvorak, C.R. Bolognesi, O.J. Pitts, S.P. Watkins, 300 GHz InP/GaAsSb/InP double HBTs with high current capability and BV CEO 6V, IEEE Electronics Devices Letter, 2001 [4] P. Siegel, "Terahertz technology, "IEEE Trans. Microw. Theory Tech., vol. 50, no.3, pp.910-928, Mar.2002. [5] C.R. Bolognesi, M.W. Dvorak, N. Matine, P. Yeo, X.G. Xu and S.P. Watkins, InP/GaAsSb/InP Double HBTs : A New Alternative for InP-Based DHBTs, IEEE Trans. on Electron Devices, vol 48, No 11, pp 2631-2639, 2001. [6] SILVACO 2015 Atlas User s Manual, SILVACO, USA. [7] C.R. Bolognesi, N. Matine, M.W. Dvorak, X.G. Xu, J.Hu and S.P. Watkins, Non-Blocking Collector InP/GaAsSb/InP Double Heterojunction Bipolar Transistors with a Staggered Lineup Base-Collector Junction, IEEE Electron Device Lett., vol 20, 1999. DOI: 10.9790/2834-10514852 www.iosrjournals.org 52 Page