SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Similar documents
SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54ALS1035, SN74ALS1035 HEX NONINVERTING BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN54ALS05A, SN74ALS05A HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

SN54ALS804A, SN54AS804B, SN74ALS804A, SN74AS804B HEX 2-INPUT NAND DRIVERS

SN54ALS541, SN74ALS540, SN74ALS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ALS374A, SN54AS374, SN74ALS374A, SN74AS374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54ACT573, SN74ACT573 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

description/ordering information

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

description/ordering information

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SN54HCT14, SN74HCT14 HEX SCHMITT-TRIGGER INVERTERS

description/ordering information

CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

ua9636ac DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE

ORDERING INFORMATION PACKAGE

SN54HC541, SN74HC541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

OUTPUT INPUT ADJUSTMENT INPUT INPUT ADJUSTMENT INPUT

SN54ALS193A, SN74ALS193A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS WITH DUAL CLOCK AND CLEAR

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

54ACT16827, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54HC126, SN74HC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS



TIB82S105BC FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

CD74HCT4543 BCD-TO-7 SEGMENT LATCH/DECODER/DRIVER

description/ordering information

SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

MSP53C391, MSP53C392 SLAVE SPEECH SYNTHESIZERS

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

description/ordering information

SN54HC86, SN74HC86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

POSITIVE-VOLTAGE REGULATORS


SN75176A DIFFERENTIAL BUS TRANSCEIVER

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

SN75160B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

SN74LVC2244ADWR OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS. description/ordering information

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

description U/D RCO CLK A B C D ENT ENP GND LOAD CLK U/D V CC Q A Q B A B C D Q C Q D GND ENT RCO ENP LOAD

2 C Accurate Digital Temperature Sensor with SPI Interface

SN54LVC157A, SN74LVC157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN54ABT646, SN74ABT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS068E JULY 1991 REVISED JULY 1994


SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN751177, SN DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

These devices contain four independent 2-input NAND gates. The devices perform the Boolean function Y = A B or Y = A + B in positive logic.

SN74AUC1G07 SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT


The ULN2003AI has a 2.7-kΩ series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices. ORDERING INFORMATION

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

ORDERING INFORMATION PACKAGE


LM317M 3-TERMINAL ADJUSTABLE REGULATOR

ORDERING INFORMATION PACKAGE

description logic diagram (positive logic) logic symbol

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS

The ULN2003AI has a 2.7-kΩ series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices. ORDERING INFORMATION


SN74ALVCH BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

ORDERING INFORMATION TOP-SIDE

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

SN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54ALS373A, SN54AS373, SN74ALS373A, SN74AS373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SN54HC393, SN74HC393 DUAL 4-BIT BINARY COUNTERS


SN75LV4737A 3.3-V/5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER

description/ordering information

description/ordering information

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION. 40 C to 85 C TSSOP DGG Tape and reel SN74LVCH16245ADGGR LVCH16245A TVSOP DGV Tape and reel SN74LVCH16245ADGVR LDH245A

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

description/ordering information

CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541

SN74LVC1G18 1-OF-2 NONINVERTING DEMULTIPLEXER WITH 3-STATE DESELECTED OUTPUT

SN54HC74, SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Transcription:

3-State Outputs Drive Bus Lines Directly PNP Inputs Reduce dc Loading on Bus Lines Hysteresis at Bus Inputs Improves Noise Margins Typical Propagation Delay Times Port to Port, 8 ns TYPE IOL (SINK CURRENT) IOH (SOURCE CURRENT) SN54LS245 12 ma 12 ma SN74LS245 24 ma 15 ma SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SDLS146A OCTOBER 1976 REVISED FEBRUARY 2002 SN54LS245...J OR W PACKAGE SN74LS245... DB, DW, N, OR NS PACKAGE (TOP VIEW) DIR A1 A2 A3 A4 A5 A6 A7 A8 GND 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 V CC OE B1 B2 B3 B4 B5 B6 B7 B8 description These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements. The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can disable the device so that the buses are effectively isolated. SN54LS245... FK PACKAGE (TOP VIEW) A3 A4 A5 A6 A7 A2 A1 DIR B8 B7 V CC B6 OE 3 4 2 1 20 19 18 5 6 7 17 16 15 8 14 9 10 11 12 13 A8 GND B1 B2 B3 B4 B5 TA 0 C to 70 C 55 C to125 C ORDERING INFORMATION PACKAGE ORDERABLE PART NUMBER TOP-SIDE MARKING PDIP N Tube SN74LS245N SN74LS245N SOIC DW Tube Tape and reel SN74LS245DW SN74LS245DWR LS245 SOP NS Tape and reel SN74LS245NSR 74LS245 SSOP DB Tape and reel SN74LS245DBR LS245 CDIP J Tube SN54LS245J SN54LS245J Tube SNJ54LS245J SNJ54LS245J CFP W Tube SNJ54LS245W SNJ54LS245W LCCC FK Tube SN54LS245FK SN54LS245FK Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SDLS146A OCTOBER 1976 REVISED FEBRUARY 2002 FUNCTION TABLE INPUTS OE DIR OPERATION L L B data to A bus L H A data to B bus H X Isolation schematics of inputs and outputs EQUIVALENT OF EACH INPUT TYPICAL OF ALL OUTPUTS VCC VCC 9 kω NOM 50 Ω NOM Input Output logic diagram (positive logic) DIR 1 19 OE A1 2 18 B1 To Seven Other Channels 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SDLS146A OCTOBER 1976 REVISED FEBRUARY 2002 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC........................................................................ 7 V Input voltage, V I (see Note 1)................................................................. 7 V Package thermal impedance, JA (see Note 2): DB package................................. 70 C/W DW package................................ 58 C/W N package.................................. 69 C/W NS package................................. 60 C/W Storage temperature range, T stg................................................... 65 C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values are with respect to GND. 2. The package thermal impedance is calculated in accordance with JESD 51-7. recommended operating conditions SN54LS245 SN74LS245 MIN NOM MAX MIN NOM MAX VCC Supply voltage 4.5 5 5.5 4.75 5 5.25 V IOH High-level output current 12 15 ma IOL Low-level output current 12 24 ma TA Operating free-air temperature 55 125 0 70 C UNIT POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SDLS146A OCTOBER 1976 REVISED FEBRUARY 2002 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS SN54LS245 SN74LS245 MIN TYP MAX MIN TYP MAX VIH High-level input voltage 2 2 V VIL Low-level input voltage 0.7 0.8 V VIK Input clamp voltage VCC = MIN, II = 18 ma 1.5 1.5 V Hysteresis (VT+ VT ) A or B VCC = MIN 0.2 0.4 0.2 0.4 V VCC = MIN, VOH High-level output voltage VIH = 2V V, VIL = VIL(max) VCC = MIN, VOL Low-level output voltage VIH = 2V V, VIL = VIL(max) IOZH IOZL II Off-state output current, high-level voltage applied Off-state output current, low-level voltage applied Input current at maximum input voltage A or B DIR or OE VCC = MAX, OE at 2 V VCC = MAX, OE at 2 V VCC = MAX IOH = 3 ma 2.4 3.4 2.4 3.4 IOH = MAX 2 2 IOL = 12 ma 0.4 0.4 IOL = 24 ma 0.5 UNIT VO = 2.7 V 20 20 µa VO = 0.4 V 200 200 µa VI = 5.5 V 0.1 0.1 VI = 7 V 0.1 0.1 IIH High-level input current VCC = MAX, VIH = 2.7 V 20 20 µa IIL Low-level input current VCC = MAX, VIL = 0.4 V 0.2 0.2 ma IOS Short-circuit output current VCC = MAX 40 225 40 225 ma Total, outputs high 48 70 48 70 ICC Supply current Total, outputs low VCC = MAX Outputs open 62 90 62 90 ma Outputs at high Z 64 95 64 95 For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions. All typical values are at VCC = 5 V, TA = 25 C. Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second. switching characteristics, V CC = 5 V, T A = 25 C (see Figure 1) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tplh Propagation delay time, low- to high-level output 8 12 CL = 45 pf, RL = 667 tphl Propagation delay time, high- to low-level level output 8 12 tpzl tpzh tplz tphz Output enable time to low level Output enable time to high level Output disable time from low level Output disable time from high level CL =45pF pf, CL =5pF pf, RL = 667 RL = 667 27 40 25 40 15 25 15 28 V V ma ns ns ns 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION SERIES 54LS/74LS DEVICES SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SDLS146A OCTOBER 1976 REVISED FEBRUARY 2002 From Output Under Test Test Point CL (see Note A) VCC RL (see Note B) From Output Under Test CL (see Note A) VCC RL Test Point VCC From Output Under Test CL (see Note A) Test Point RL 5 kω S1 (see Note B) S2 LOAD CIRCUIT FOR 2-STATE TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS LOAD CIRCUIT FOR 3-STATE OUTPUTS High-Level Pulse Low-Level Pulse 1.3 V 1.3 V tw 1.3 V 1.3 V VOLTAGE WAVEFORMS PULSE DURATIONS Timing Input Data Input tsu 1.3 V th 1.3 V 1.3 V VOLTAGE WAVEFORMS SETUP AND HOLD TIMES 3 V 0 V 3 V 0 V Input 1.3 V 1.3 V 3 V 0 V Output Control (low-level enabling) tpzl 1.3 V 1.3 V tplz 3 V 0 V In-Phase Output (see Note D) Out-of-Phase Output (see Note D) tplh tphl VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES tphl 1.3 V 1.3 V tplh 1.3 V 1.3 V VOH VOL VOH VOL Waveform 1 (see Notes C and D) Waveform 2 (see Notes C and D) NOTES: A. CL includes probe and jig capacitance. B. All diodes are 1N3064 or equivalent. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. D. S1 and S2 are closed for tplh, tphl, tphz, and tplz; S1 is open and S2 is closed for tpzh; S1 is closed and S2 is open for tpzl. E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples. F. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO 50 Ω, tr 1.5 ns, tf 2.6 ns. G. The outputs are measured one at a time with one input transition per measurement. tpzh 1.3 V Figure 1. Load Circuits and Voltage Waveforms 1.3 V tphz 1.5 V VOL + 0.5 V VOL VOH VOH 0.5 V 1.5 V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS POST OFFICE BOX 655303 DALLAS, TEXAS 75265 5

PACKAGE OPTION ADDENDUM www.ti.com 6-Dec-2006 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3) 5962-8002101VRA ACTIVE CDIP J 20 1 TBD A42 SNPB N / A for Pkg Type 5962-8002101VSA ACTIVE CFP W 20 1 TBD A42 N / A for Pkg Type 80021012A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type 8002101SA ACTIVE CFP W 20 1 TBD A42 N / A for Pkg Type JM38510/32803B2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type JM38510/32803BRA ACTIVE CDIP J 20 1 TBD A42 SNPB N / A for Pkg Type JM38510/32803BSA ACTIVE CFP W 20 1 TBD A42 N / A for Pkg Type SN54LS245J ACTIVE CDIP J 20 1 TBD A42 SNPB N / A for Pkg Type SN74LS245DBR ACTIVE SSOP DB 20 2000 Green (RoHS & no Sb/Br) SN74LS245DBRE4 ACTIVE SSOP DB 20 2000 Green (RoHS & no Sb/Br) SN74LS245DW ACTIVE SOIC DW 20 25 Green (RoHS & no Sb/Br) SN74LS245DWG4 ACTIVE SOIC DW 20 25 Green (RoHS & no Sb/Br) SN74LS245DWR ACTIVE SOIC DW 20 2000 Green (RoHS & no Sb/Br) SN74LS245DWRG4 ACTIVE SOIC DW 20 2000 Green (RoHS & no Sb/Br) SN74LS245J OBSOLETE CDIP J 20 TBD Call TI Call TI SN74LS245N ACTIVE PDIP N 20 20 Pb-Free (RoHS) SN74LS245N3 OBSOLETE PDIP N 20 TBD Call TI Call TI SN74LS245NE4 ACTIVE PDIP N 20 20 Pb-Free (RoHS) SN74LS245NSR ACTIVE SO NS 20 2000 Green (RoHS & no Sb/Br) SN74LS245NSRE4 ACTIVE SO NS 20 2000 Green (RoHS & no Sb/Br) SN74LS245NSRG4 ACTIVE SO NS 20 2000 Green (RoHS & no Sb/Br) Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM N / A for Pkg Type N / A for Pkg Type Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM SNJ54LS245FK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type SNJ54LS245J ACTIVE CDIP J 20 1 TBD A42 SNPB N / A for Pkg Type SNJ54LS245W ACTIVE CFP W 20 1 TBD A42 N / A for Pkg Type (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 6-Dec-2006 at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 30-Apr-2007 TAPE AND REEL INFORMATION Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 30-Apr-2007 Device Package Pins Site Reel Diameter (mm) Reel Width (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant SN74LS245DBR DB 20 MLA 330 16 8.2 7.5 2.5 12 16 Q1 SN74LS245DWR DW 20 MLA 330 24 10.8 13.0 2.7 12 24 Q1 SN74LS245NSR NS 20 MLA 330 24 8.2 13.0 2.5 12 24 Q1 TAPE AND REEL BOX INFORMATION Device Package Pins Site Length (mm) Width (mm) Height (mm) SN74LS245DBR DB 20 MLA 333.2 333.2 28.58 SN74LS245DWR DW 20 MLA 333.2 333.2 31.75 SN74LS245NSR NS 20 MLA 333.2 333.2 31.75 Pack Materials-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 30-Apr-2007 Pack Materials-Page 3

MECHANICAL DATA MLCC006B OCTOBER 1996 FK (S-CQCC-N**) 28 TERMINAL SHOWN LEADLESS CERAMIC CHIP CARRIER 18 17 16 15 14 13 12 NO. OF TERMINALS ** MIN A MAX MIN B MAX 19 11 20 0.342 (8,69) 0.358 (9,09) 0.307 (7,80) 0.358 (9,09) A SQ B SQ 20 21 22 23 24 25 26 27 28 1 2 3 4 10 9 8 7 6 5 28 44 52 68 84 0.442 (11,23) 0.640 (16,26) 0.739 (18,78) 0.938 (23,83) 1.141 (28,99) 0.458 (11,63) 0.660 (16,76) 0.761 (19,32) 0.962 (24,43) 1.165 (29,59) 0.406 (10,31) 0.495 (12,58) 0.495 (12,58) 0.850 (21,6) 1.047 (26,6) 0.458 (11,63) 0.560 (14,22) 0.560 (14,22) 0.858 (21,8) 1.063 (27,0) 0.020 (0,51) 0.010 (0,25) 0.080 (2,03) 0.064 (1,63) 0.020 (0,51) 0.010 (0,25) 0.055 (1,40) 0.045 (1,14) 0.045 (1,14) 0.035 (0,89) 0.028 (0,71) 0.022 (0,54) 0.050 (1,27) 0.045 (1,14) 0.035 (0,89) 4040140/ D 10/96 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. This package can be hermetically sealed with a metal lid. D. The terminals are gold plated. E. Falls within JEDEC MS-004 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

MECHANICAL DATA MSSO002E JANUARY 1995 REVISED DECEMBER 2001 DB (R-PDSO-G**) 28 PINS SHOWN PLASTIC SMALL-OUTLINE 0,65 0,38 0,22 0,15 M 28 15 5,60 5,00 8,20 7,40 0,25 0,09 Gage Plane 1 14 0,25 A 0 8 0,95 0,55 2,00 MAX 0,05 MIN Seating Plane 0,10 DIM PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 4040065 /E 12/01 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,15. D. Falls within JEDEC MO-150 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters dataconverter.ti.com Automotive www.ti.com/automotive DSP dsp.ti.com Broadband www.ti.com/broadband Interface interface.ti.com Digital Control www.ti.com/digitalcontrol Logic logic.ti.com Military www.ti.com/military Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork Microcontrollers microcontroller.ti.com Security www.ti.com/security Low Power www.ti.com/lpw Telephony www.ti.com/telephony Wireless Video & Imaging Wireless www.ti.com/video www.ti.com/wireless Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2007, Texas Instruments Incorporated