PHILIPS 74LVT16543A transceiver datasheet

Similar documents
74ALVT V/3.3V 16-bit buffer/driver with 30 termination resistors (3-State)

74ABT541 Octal buffer/line driver (3-State)

74LVT244B 3.3V Octal buffer/line driver (3-State)

PHILIPS 74LVT16373A transparent D-type latch datasheet

INTEGRATED CIRCUITS. 74ABT574A Octal D-type flip-flop (3-State) Product specification 1995 May 22 IC23 Data Handbook

74ABT2244 Octal buffer/line driver with 30Ω series termination resistors (3-State)

INTEGRATED CIRCUITS. 74LVT V Octal D flip-flop. Product specification Supersedes data of 1994 May 11 IC23 Data Handbook.

74ABT377A Octal D-type flip-flop with enable

INTEGRATED CIRCUITS. 74ABT373A Octal transparent latch (3-State) Product specification 1995 Feb 17 IC23 Data Handbook

INTEGRATED CIRCUITS. 74ABT125 Quad buffer (3-State) Product specification Supersedes data of 1996 Mar 05 IC23 Data Handbook.

74F579 8-bit bidirectional binary counter (3-State)

74ABT bit buffer/line driver, non-inverting (3-State)

PHILIPS 74F534 flip-flop datasheet

INTEGRATED CIRCUITS. 74LVT20 3.3V Dual 4-input NAND gate. Product specification 1996 Aug 28 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LVT00 3.3V Quad 2-input NAND gate. Product specification 1996 Aug 15 IC24 Data Handbook

74LVC16245A/ 74LVCH16245A 16-bit bus transceiver with direction pin; 5V tolerant (3-State)

INTEGRATED CIRCUITS. 74ABT32 Quad 2-input OR gate. Product specification 1995 Sep 22 IC23 Data Handbook

DATA SHEET. 74LVT V 32-bit edge-triggered D-type flip-flop; 3-state INTEGRATED CIRCUITS. Product specification Supersedes data of 2002 Mar 20

INTEGRATED CIRCUITS. 74LVT04 3.3V Hex inverter. Product specification 1996 Aug 28 IC24 Data Handbook

INTEGRATED CIRCUITS. 74F1244 Octal buffer (3-State) Product specification Apr 04. IC15 Data Handbook

74LVC273 Octal D-type flip-flop with reset; positive-edge trigger

INTEGRATED CIRCUITS. HSTL bit to 18-bit HSTL-to-LVTTL memory address latch. Product data 2001 Jun 16

CBT bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion

INTEGRATED CIRCUITS. 74F583 4-bit BCD adder. Product specification Apr 06. IC15 Data Handbook

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

INTEGRATED CIRCUITS. 74ABT273A Octal D-type flip-flop. Product specification 1995 Sep 06 IC23 Data Handbook

INTEGRATED CIRCUITS. 74LVC V Parallel printer interface transceiver/buffer. Product specification 1995 Nov 10 IC24 Low Voltage Handbook

NXP 74AVC16835A Register datasheet

INTEGRATED CIRCUITS. CBT3245 Octal bus switch. Product specification Supersedes data of 1998 Dec Jun 19

INTEGRATED CIRCUITS. 74ABT04 Hex inverter. Product specification 1995 Sep 18 IC23 Data Handbook

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

INTEGRATED CIRCUITS. 74LVT14 3.3V Hex inverter Schmitt trigger. Product specification 1996 Aug 28 IC24 Data Handbook

INTEGRATED CIRCUITS. 74ALS377 Octal D flip flop with enable. Product specification IC05 Data Handbook Feb 08

74F38 Quad 2-input NAND buffer (open collector)

INTEGRATED CIRCUITS. 74F258A Quad 2-line to 1-line selector/multiplexer, inverting (3-State) Product specification 1996 Jan 05 IC15 Data Handbook

INTEGRATED CIRCUITS. 74LVC00A Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 11 IC24 Data Handbook.

HSTL bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor INTEGRATED CIRCUITS

INTEGRATED CIRCUITS. 74F175A Quad D flip-flop. Product specification Supersedes data of 1996 Mar 12 IC15 Data Handbook.

INTEGRATED CIRCUITS. 74F00 Quad 2-input NAND gate. Product specification Oct 04. IC15 Data Handbook

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74F175*, 74F175A Quad D flip-flop INTEGRATED CIRCUITS. Product specification Mar 12. IC15 Data Handbook

CBTS3306 Dual bus switch with Schottky diode clamping

74F253 Dual 4-bit input multiplexer (3-State)

74F160A*, 74F161A, 74F162A*, 74F163A 4-bit binary counter INTEGRATED CIRCUITS. Product specification 1996 Jan 29 IC15 Data Handbook

CBTD3257 Quad 1-of-2 multiplexer/demultiplexer with level shifting

INTEGRATED CIRCUITS. 74F164 8-bit serial-in parallel-out shift register. Product specification 1995 Sep 22 IC15 Data Handbook

INTEGRATED CIRCUITS. 74F269 8-bit bidirectional binary counter. Product specification 1996 Jan 05 IC15 Data Handbook

INTEGRATED CIRCUITS. 74F14 Hex inverter Schmitt trigger. Product specification Nov 26. IC15 Data Handbook

INTEGRATED CIRCUITS. 74F786 4-bit asynchronous bus arbiter. Product specification Feb 14. IC15 Data Handbook

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

INTEGRATED CIRCUITS SSTV16857

74F3038 Quad 2-input NAND 30 Ω line driver (open collector)

CBTS3253 Dual 1-of-4 FET multiplexer/demultiplexer with Schottky diode clamping

INTEGRATED CIRCUITS. 74ALS573B/74ALS574A Latch flip flop. Product specification IC05 Data Handbook Feb 08

74F373 Octal transparent latch (3-State) 74F374 Octal D flip-flop (3-State)

INTEGRATED CIRCUITS. 74F174 Hex D flip-flops. Product specification Oct 07. IC15 Data Handbook

74F194 4-bit bidirectional universal shift register

INTEGRATED CIRCUITS. 74ALS10A Triple 3-Input NAND gate. Product specification 1991 Feb 08 IC05 Data Handbook

INTEGRATED CIRCUITS. 74F219A 64-bit TTL bipolar RAM, non-inverting (3-State) Product specification 1996 Jan 05 IC15 Data Handbook

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

INTEGRATED CIRCUITS. PCA9515 I 2 C bus repeater. Product data Supersedes data of 2002 Mar May 13

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

SSTV V 13-bit to 26-bit SSTL_2 registered buffer for stacked DDR DIMM

74F373 Octal transparent latch (3-State) 74F374 Octal D flip-flop (3-State)

INTEGRATED CIRCUITS. 74ALS161B/74ALS163B 4-bit binary counter. Product specification 1991 Feb 08 IC05 Data Handbook

3.3 V 16-bit registered transceiver; 3-state

INTEGRATED CIRCUITS. PCA channel I 2 C hub. Product data Supersedes data of 2000 Dec 04 File under Integrated Circuits ICL03.

INTEGRATED CIRCUITS. 74ALS153 Dual 4-input multiplexer. Product specification 1991 Feb 08 IC05 Data Handbook

74F50729 Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics

INTEGRATED CIRCUITS. 74F input AND-OR-invert gate. Product specification 1996 Mar 14 IC15 Data Handbook

74F5074 Synchronizing dual D-type flip-flop/clock driver

PCKV MHz differential 1:10 clock driver

INTEGRATED CIRCUITS. 74ALS139 Dual 1-of-4 decoder/demultiplexer. Product specification 1991 Feb 08 IC05 Data Handbook

PCKV MHz differential 1:10 clock driver

GTL bit bi-directional low voltage translator

DATA SHEET. 74LVCH32244A 32-bit buffer/line driver; 5 V input/output tolerant; 3-state INTEGRATED CIRCUITS

SSTVN bit 1:2 SSTL_2 registered buffer for DDR

74LVT LVTH16373 Low Voltage 16-Bit Transparent Latch with 3-STATE Outputs

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

3.3 V hex inverter Schmitt trigger

16-bit buffer/line driver; 3-state

74ABT Bit Transparent D-Type Latch with 3-STATE Outputs

74ABT Bit Registered Transceiver with 3-STATE Outputs

INTEGRATED CIRCUITS. PCA channel I 2 C multiplexer and interrupt logic. Product data Supersedes data of 2001 May 07.

74LVT125; 74LVTH General description. 2. Features and benefits. 3.3 V quad buffer; 3-state

LM219/LM319 Dual voltage comparator INTEGRATED CIRCUITS. Product data Supersedes data of 1994 Aug 31 File under Integrated Circuits, IC11 Handbook

74ABT377 Octal D-Type Flip-Flop with Clock Enable

74ALVT General description. 2 Features and benefits. 3 Ordering information

74ABT373 Octal Transparent Latch with 3-STATE Outputs

74AC374 74ACT374 Octal D-Type Flip-Flop with 3-STATE Outputs

74F373 Octal Transparent Latch with 3-STATE Outputs

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

16-bit transparent D-type latch; 3-state

3.3 V 16-bit transparent D-type latch; 3-state

74ABT Bit Transceiver with 3-STATE Outputs

74ABT General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive edge-trigger

74ALVC16500 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Transcription:

PHIIPS 74VT16543A traceiver datasheet http://www.manuallib.com/philips/74lvt16543a-traceiver-datasheet.html The 74VT16543A is a high-performance BiCMOS product designed for VCC operation at 3.3V. The device can be used as two 8-bit traceivers or one 16-bit traceiver. The 74VT16543A contai two sets of eight D-type latches, with separate control pi for each set. Using data flow from A to B as an example, when the A-to-B Enable (neab) input and the A-to-B atch Enable (neab) input are ow, the A-to-B path is traparent. Manualib.com collects and classifies the global product itrunction manuals to help users access anytime and anywhere, helping users make better use of products. http://www.manuallib.com

INTEGRATED CIRCUITS 74VT16543A 3.3V VT 16-bit registered traceiver (3-State) Supersedes data of 19 IC23 Data Handbook 1998 Feb 19

3.3V 16-bit registered traceiver (3-State) 74VT16543A FEATURES 16-bit universal bus interface 3-State buffers Output capability: +64mA/-32mA TT input and output switching levels Input and output interface capability to systems at 5V supply Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs ive iertion/extraction permitted Power-up 3-State Power-up reset No bus current loading when output is tied to 5V bus atch-up protection exceeds 500mA per JEDEC Std 17 ESD protection exceeds 200 per MI STD 883 Method 3015 and 20 per Machine Model DESCRIPTION The 74VT16543A is a high-performance BiCMOS product designed for V CC operation at 3.3V. The device can be used as two 8-bit traceivers or one 16-bit traceiver. The 74VT16543A contai two sets of eight D-type latches, with separate control pi for each set. Using data flow from A to B as an example, when the A-to-B Enable (neab) input and the A-to-B atch Enable (neab) input are ow, the A-to-B path is traparent. A subsequent ow-to-high traition of the neab signal puts the A data into the latches where it is stored and the B outputs no longer change with the A inputs. With neab and noeab both ow, the 3-State B output buffers are active and display the data present at the outputs of the A latches. Control of data flow from B to A is similar, but using the neba, neba, and noeba inputs. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. QUICK REFERENCE DATA SYMBO PARAMETER CONDITIONS T amb = 25 C; = TYPICA UNIT t PH t PH Propagation delay nax to nbx or nbx to nax C = 50pF; V CC = 3.3V 2.2 C IN Input capacitance control pi V I = or 3. 3 pf C I/O I/O pin capacitance Outputs disabled; V I/O = or 3. 9 pf I CCZ Total supply current Outputs disabled; V CC = 3.6V 70 µa ORDERING INFORMATION PACKAGES TEMPERATURE RANGE OUTSIDE NORTH AMERICA NORTH AMERICA DWG NUMBER 56-Pin Plastic SSOP Type III 40 C to +85 C 74VT16543A D VT16543A D SOT371-1 56-Pin Plastic TSSOP Type II 40 C to +85 C 74VT16543A DGG VT16543A DGG SOT364-1 OGIC SYMBO (IEEE/IEC) 56 54 55 1 3 2 1EN3 (BA) G1 1C5 2EN4 (AB) G2 2C6 29 31 30 28 26 27 7EN9 (BA) G7 7C11 8EN10 (AB) G8 8C12 5 3 5 D 52 15 9 11 D 42 6 D 4 12 D 10 6 51 16 41 8 49 17 40 9 48 19 38 10 47 20 37 12 45 21 36 13 44 23 34 14 43 24 33 SW00151 1998 Feb 19 2 853 1764 18986

3.3V 16-bit registered traceiver (3-State) 74VT16543A PIN CONFIGURATION OGIC SYMBO 1OEAB 1 56 1OEBA 1EAB 2 55 1EBA 1EAB 3 54 1EBA 4 53 5 6 8 9 10 12 13 14 1A0 5 52 1B0 1A1 V CC 1A2 1A3 1A4 6 7 8 9 10 51 50 49 48 47 1B1 V CC 1B2 1B3 1B4 3 1EAB 54 1EBA 2 1EAB 55 1EBA 1A0 1A1 1A2 1A3 1A4 1A5 1A6 1A7 1OEAB 1OEBA 1 56 1A5 11 12 46 45 1B5 1B0 1B1 1B2 1B3 1B4 1B5 1B6 1B7 1A6 1A7 13 14 44 43 1B6 1B7 52 51 49 48 47 45 44 43 2A0 2A1 15 16 42 41 2B0 2B1 15 16 17 19 20 21 23 24 2A2 2A3 2A4 2A5 V CC 2A6 17 18 19 20 21 22 23 40 39 38 37 36 35 34 2B2 2B3 2B4 2B5 V CC 2B6 26 31 2EAB 2EBA 27 2EAB 30 2EBA 2A0 2A1 2A2 2A3 2A4 2A5 2A6 2A7 2OEAB 2OEBA 2B0 2B1 2B2 2B3 2B4 2B5 2B6 2B7 28 29 2A7 24 25 33 32 2B7 42 41 40 38 37 36 34 33 2EAB 26 31 2EBA SH00038 2EAB 27 30 2EBA 2OEAB 28 29 2OEBA SH00037 PIN DESCRIPTION PIN NUMBER SYMBO NAME AND FUNCTION 5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24 52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40,38, 37, 36, 34, 33 1, 56 28, 29 3, 54 26, 31 2, 55 27, 30 1A0 1A7, 2A0 2A7 1B0 1B7, 2B0 2B7 1OEAB, 1OEBA, 2OEAB, 2OEBA 1EAB, 1EBA, 2EAB, 2EBA 1EAB, 1EBA, 2EAB, 2EBA A Data inputs/outputs B Data inputs/outputs A to B / B to A Output Enable inputs (active-ow) A to B / B to A Enable inputs (active-ow) A to B / B to A atch Enable inputs (active-ow) 4, 11, 18, 25, 32, 39, 46, 53 Ground () 7, 22, 35, 50 V CC Positive supply voltage 1998 Feb 19 3

3.3V 16-bit registered traceiver (3-State) 74VT16543A OGIC DIAGRAM DETAI A D Q nb0 E na0 Q D E na1 na2 na3 na4 na5 na6 na7 DETAI A X 7 nb1 nb2 nb3 nb4 nb5 nb6 nb7 noeba neba neba noeab neab neab SH00039 FUNCTION TABE INPUTS OUTPUTS noexx nexx nexx nax or nbx nbx or nax STATUS H X X X Z Disabled X H X X Z Disabled h l h l H Z Z H H Disabled + atch atch + Display Traparent H X NC Hold H = High voltage level h = High voltage level one set-up time prior to the ow-to-high traition of nexx or nexx (XX = AB or BA) = ow voltage level l = ow voltage level one set-up time prior to the ow-to-high traition of nexx or nexx (XX = AB or BA) X = Don t care = ow-to-high traition of nexx or nexx (XX = AB or BA) NC= No change Z = High impedance or off state 1998 Feb 19 4

3.3V 16-bit registered traceiver (3-State) 74VT16543A ABSOUTE MAXIMUM RATINGS 1, 2 SYMBO PARAMETER CONDITIONS RATING UNIT V CC DC supply voltage 0.5 to +4.6 V I IK DC input diode current V I < 0 50 ma V I DC input voltage 3 0.5 to +7.0 V I OK DC output diode current V O < 0 50 ma V OUT DC output voltage 3 Output in Off or High state 0.5 to +7.0 V Output in ow state 128 I OUT DC output current Output in High state 64 ma T stg Storage temperature range 65 to +150 C NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 C. 3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed. RECOMMENDED OPERATING CONDITIONS IMITS SYMBO PARAMETER MIN MAX UNIT V CC DC supply voltage 2.7 3.6 V V I Input voltage 0 5.5 V V IH High-level input voltage 2.0 V V I Input voltage 0.8 V I OH High-level output current 32 ma ow-level output current 32 I O ow-level output current; current duty cycle 50%; f 1kHz 64 ma t/ v Input traition rise or fall rate; Outputs enabled 10 /V T amb Operating free-air temperature range 40 +85 C 1998 Feb 19 5

3.3V 16-bit registered traceiver (3-State) 74VT16543A DC EECTRICA CHARACTERISTICS IMITS SYMBO PARAMETER TEST CONDITIONS Temp = -40 C to +85 C UNIT MIN TYP 1 MAX V IK Input clamp voltage V CC = 2.7V; I IK = 18mA 0.85 1.2 V V CC = 2.7 to 3.6V; I OH = 100µA V CC 0.2 V CC V OH High-level output voltage V CC = 2.7V; I OH = 8mA 2.4 2.54 V V CC = 3.; I OH = 32mA 2.0 2.36 V CC = 2.7V; I O = 100µA 0.07 0.2 V CC = 2.7V; I O = 24mA 0.3 0.5 V O ow-level output voltage V CC = 3.; I O = 16mA 0.2 0.4 V V CC = 3.; I O = 32mA 0.3 0.5 V CC = 3.; I O = 64mA 0.35 0.55 V RST Power-up output low voltage 5 V CC = 3.6V; I O = 1mA; V I = or V CC 0.13 0.55 V V CC = 3.6V; V I = V CC or V CC = 0 or 3.6V; V I = 5.5V Control pi 0.1 ±1 0.1 10 I I Input leakage current V CC = 3.6V; V I = 5.5V 0.5 20 µa V CC = 3.6V; V I = V CC I/O Data pi 4 0.5 10 V CC = 3.6V; V I = 0 1.0 5 I OFF Output off current V CC = ; V I or V O = 0 to 4.5V 1.0 ±100 µa I HOD I EX I PU/PD V CC = 3V; V I = 0.8V 75 130 Bus Hold current A or B outputs 7 V CC = 3V; V I = 2. 75 140 µa V CC = to 3.6V; V CC = 3.6V ±500 Current into an output in the High state when V O > V CC V O = 5.5V; V CC = 3. 45 125 µa Power up/down 3-State output V CC 1.2V; V O = 0.5V to V CC ; V I = or V CC ; current 3 OE/OE = Don t care 35 ±100 µa I CCH V CC = 3.6V; Outputs High, V I = or V CC, I O = 0 0.07 0.12 I CC Quiescent supply current V CC = 3.6V; Outputs ow, V I = or V CC, I O = 0 4.5 6 ma I CCZ I CC Additional supply current per input pin 2 V CC = 3.6V; Outputs Disabled; V I = or V CC, I O = 0 6 0.07 0.12 V CC = 3V to 3.6V; One input at V CC -0.6V, Other inputs at V CC or 0.1 0.2 ma NOTES: 1. All typical values are at V CC = 3.3V and. 2. This is the increase in supply current for each input at the specified voltage level other than V CC or 3. This parameter is valid for any V CC between and 1.2V with a traition time of up to 10msec. From V CC = 1.2V to V CC = 3.3V ± 0.3V a traition time of 100µsec is permitted. This parameter is valid for T amb = 25 C only. 4. Unused pi at V CC or. 5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power. 6. I CCZ is measured with outputs pulled to V CC or. 7. This is the bus hold overdrive current required to force the input to the opposite logic state. 1998 Feb 19 6

3.3V 16-bit registered traceiver (3-State) 74VT16543A AC CHARACTERISTICS = ; t R = t F = 2.5; C = 50pF; R = 500Ω; T amb = 40 C to +85 C. IMITS SYMBO PARAMETER WAVEFORM V CC = 3.3V ±0.3V V CC = 2.7V UNIT MIN TYP 1 MAX MAX t PH t PH Propagation delay nax to nbx or nbx to nax 2 1.0 1.0 2.2 2.2 3.7 3.7 4.4 4.4 t PH t PH Propagation delay neba to nax, neab to nbx 1 2 2.7 2.7 4.8 4.8 6.2 6.2 t PZH t PZ Output enable time noeba to nax, noeab to nbx 4 5 2.8 2.6 4.6 5.0 6.1 6.6 t PHZ t PZ Output disable time noeba to nax, noeab to nbx 4 5 2.0 2.0 3.1 3.2 5.2 4.6 5.7 4.7 t PZH t PZ Output enable time neba to nax, neab to nbx 4 5 2.9 2.6 4.8 5.1 6.1 6.6 t PHZ t PZ Output disable time neba to nax, neab to nbx 4 5 2.0 2.0 3.1 3.2 5.1 4.3 5.7 4.5 NOTE: 1. All typical values are at V CC = 3.3V and T amb = 25 C. AC SETUP REQUIREMENTS = ; t R = t F = 2.5; C = 50pF; R = 500Ω; T amb = 40 C to +85 C. IMITS SYMBO PARAMETER WAVEFORM V CC = 3.3V ±0.3V V CC = 2.7V UNIT MIN TYP MIN t s (H) t s () Setup time nax to neab, nbx to neba 3 0.8 1.0 0.4 0.1 0.5 t h (H) t h () Hold time nax to neab, nbx to neba 3 1.0 1.2 0.2 0.4 0.5 1.3 t s (H) t s () Setup time nax to neab, nbx to neba 3 0.7 1.3 0.1 0.1 0.4 t h (H) t h () Hold time nax to neab, nbx to neba 3 1.2 1.3 0.2 0.4 0.8 1.4 t W () atch enable pulse width, ow 3 1.8 1.0 1.8 AC WAVEFORMS = V, V IN = to 3. 2.7V 2.7V V IN V IN t PH t PH t PH t PH V OH V OH V OUT V OUT V O V O SW00152 Waveform 1. Propagation Delay For Inverting Output SW00153 Waveform 2. Propagation Delay For Non-Inverting Output 1998 Feb 19 7

3.3V 16-bit registered traceiver (3-State) 74VT16543A ÉÉÉ ÉÉÉ nax, nbx ÉÉÉÉ ÉÉÉÉÉ ÉÉ ÉÉÉ t s (H) t h (H) t s () t h () 2.7V 2.7V neab, neba, neab, neba t w () NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance. SW00154 Waveform 3. Data Setup and Hold Times and atch Enable Pulse Width noeab, noeba, neab, neba nax, nbx t PZ t PZ 2.7V 3. V O SW00156 Waveform 5. 3-State Output Enable Time to ow evel and Output Disable Time from ow evel noeab, noeba, neab, neba 2.7V t PZH t PHZ nax, nbx SW00155 Waveform 4. 3-State Output Enable Time to High evel and Output Disable Time from High evel TEST CIRCUIT AND WAVEFORMS V CC 6V t W 90% 90% AMP (V) PUSE GENERATOR V IN D.U.T. V OUT R OPEN NEGATIVE PUSE 10% 10% t TH (t F ) t TH (t R ) R T C Test Circuit for 3-State Outputs SWITCH POSITION TEST SWITCH t PHZ /t PZH t PZ /t PZ 6V t PH /t PH open R POSITIVE PUSE 90% 90% t TH (t R ) t TH (t F ) 10% t 10% W = V Input Pulse Definition AMP (V) DEFINITIONS R = oad resistor; see AC CHARACTERISTICS for value. C = oad capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value. R T = Termination resistance should be equal to Z OUT of pulse generators. INPUT PUSE REQUIREMENTS FAMIY Amplitude Rep. Rate t W t R t F 74VT16 2.7V 10MHz 500 2.5 2.5 SW00003 1998 Feb 19 8

ow Voltage Products 3.3V VT 16-bit registered traceiver (3-State) 74VT16543A SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm SOT371-1 1998 Feb 19 9

ow Voltage Products 3.3V VT 16-bit registered traceiver (3-State) 74VT16543A TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm SOT364-1 1998 Feb 19 10

ow Voltage Products 3.3V VT 16-bit registered traceiver (3-State) 74VT16543A NOTES 1998 Feb 19 11

3.3V VT 16-bit registered traceiver (3-State) 74VT16543A Data sheet status Data sheet status Product status Definition [1] Objective specification Preliminary specification Product specification Development Qualification Production This data sheet contai the design target or goal specificatio for product development. Specification may change in any manner without notice. This data sheet contai preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contai final specificatio. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. [1] Please coult the most recently issued datasheet before initiating or completing a design. Definitio Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. imiting values definition imiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditio above those given in the Characteristics sectio of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applicatio that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applicatio will be suitable for the specified use without further testing or modification. Disclaimers ife support These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applicatio do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no respoibility or liability for the use of any of these products, conveys no licee or title under any patent, copyright, or mask work right to these products, and makes no representatio or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088 3409 Telephone 800-234-7381 Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Date of release: 05-96 Document order number: 9397-750-03558 yyyy mmm dd 12