ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2

Similar documents
ISSCC 2004 / SESSION 21/ 21.1

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

AVoltage Controlled Oscillator (VCO) was designed and

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators

SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator

WITH advancements in submicrometer CMOS technology,

ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8

Minimum Phase noise of an LC oscillator: Determination of the optimal operating point of the active part

Fully Integrated Low Phase Noise LC VCO. Desired Characteristics of VCOs

Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis

A 25-GHz Differential LC-VCO in 90-nm CMOS

Outline. Motivation. Design Challenges. Design of Mode-Switching VCO. Measurement Results. Conclusion 7/8/14

6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

Low Phase Noise Series-coupled VCO using Current-reuse and Armstrong Topologies

A Low Phase Noise LC VCO for 6GHz

6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators

DEEP-SUBMICROMETER CMOS processes are attractive

Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

Low Phase Noise Gm-Boosted Differential Gate-to-Source Feedback Colpitts CMOS VCO Jong-Phil Hong, Student Member, IEEE, and Sang-Gug Lee, Member, IEEE

Advanced Design Techniques for Integrated Voltage Controlled LC Oscillators

Keywords Divide by-4, Direct injection, Injection locked frequency divider (ILFD), Low voltage, Locking range.

ISSCC 2006 / SESSION 17 / RFID AND RF DIRECTIONS / 17.4

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

Design of the Low Phase Noise Voltage Controlled Oscillator with On-Chip Vs Off- Chip Passive Components.

Abstract. Index terms- LC tank Voltage-controlled oscillator(vco),cmos,phase noise, supply voltage

Quiz2: Mixer and VCO Design

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

PART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1

Low Voltage CMOS VCOs

NEW WIRELESS applications are emerging where

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

Design of Low-Phase-Noise CMOS Ring Oscillators

Analysis and Design of a Low phase noise, low power, Wideband CMOS Voltage Controlled Ring Oscillator in 90 nm process

A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.8

Design and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications

Concepts and Methods in Optimization of Integrated LC VCOs

A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell

A GHz Quadrature ring oscillator for optical receivers van der Tang, J.D.; Kasperkovitz, D.; van Roermund, A.H.M.

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL

Dr.-Ing. Ulrich L. Rohde

Research Article Low Phase Noise and High Conversion Gain Oscillator Mixer Constructed with a 0.18-μm CMOSTechnology

A COMPACT SIZE LOW POWER AND WIDE TUNING RANGE VCO USING DUAL-TUNING LC TANKS

ISSN:

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

Design and Scaling of W-Band SiGe BiCMOS VCOs

A 3-10GHz Ultra-Wideband Pulser

Quadrature Generation Techniques in CMOS Relaxation Oscillators. S. Aniruddhan Indian Institute of Technology Madras Chennai, India

A HIGH FIGURE-OF-MERIT LOW PHASE NOISE 15-GHz CMOS VCO

Noise Reduction in Transistor Oscillators: Part 3 Noise Shifting Techniques. cross-coupled. over other topolo-

A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

MP 4.3 Monolithic CMOS Distributed Amplifier and Oscillator

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

A performance comparison of single ended and differential ring oscillator in 0.18 µm CMOS process

A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor

THE continuing massive research production in the area of

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology

Case Study: Osc2 Design of a C-Band VCO

RF Harmonic Oscillators Integrated in Silicon Technologies

Design of Low Phase Noise and Wide Tuning Range Voltage Controlled Oscillator for Modern Communication System

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS

Low-power design techniques and CAD tools for analog and RF integrated circuits

Understanding VCO Concepts

A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider. Hamid Rategh, Hirad Samavati, Thomas Lee

Low Flicker Noise Current-Folded Mixer

Design of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology

Analytical model for CMOS cross-coupled LC-tank oscillator

An X-Band low-power and low-phase-noise VCO using bondwire inductor

WIRELESS telecommunication transceivers should be

1-GHz and 2.8-GHz CMOS Injection-locked Ring. Oscillator Prescalers. Rafael J. Betancourt-Zamora, Shwetabh Verma. and Thomas H.

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.4

2008/09 Advances in the mixed signal IC design group

60 GHZ FRONT-END COMPONENTS FOR BROADBAND WIRELESS COMMUNICATION IN 130 NM CMOS TECHNOLOGY

1-GHz and 2.8-GHz CMOS Injection-locked Ring Oscillator Prescalers

A 0.95mW/1.0Gbps Spiral-Inductor Based Wireless Chip-Interconnect with Asynchronous Communication Scheme

CMOS VCO and LNA Using Tuned-Input Tuned-Output Circuits

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications

Design of VCOs in Global Foundries 28 nm HPP CMOS

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN

Fully-Integrated Low Phase Noise Bipolar Differential VCOs at 2.9 and 4.4 GHz

433MHz front-end with the SA601 or SA620

Design of 2.4 GHz Oscillators In CMOS Technology

A Low-Noise Frequency Synthesizer for Infrastructure Applications

Class E/F Amplifiers

An On-Chip Differential Inductor and Its Use to RF VCO for 2 GHz Applications

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

Something More We Should Know About VCOs

ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7

Design and power optimization of CMOS RF blocks operating in the moderate inversion region

Transcription:

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2 17.2 A CMOS Differential Noise-Shifting Colpitts VCO Roberto Aparicio, Ali Hajimiri California Institute of Technology, Pasadena, CA Demand for higher numbers of communication channels imposes tighter phase noise performance for the local oscillators. Cross-coupled oscillators are widely used due to ease of implementation and differential operation (Figure 17.2.1a) [1,2,3]. Unfortunately, in cross-coupled VCOs the maximum noise generation instant coincides with maximum phase noise sensitivity and hence the cross-coupled VCOs do not use the full potential of the resonator [3]. This oscillator topology achieves improved phase noise for a given quality factor and bias current by alternating the bias current and aligning the maximum noise with the least sensitive time in the cycle. The phase noise of an oscillator is given by [4]: i L{f off }= 2 n / f Γ 2 rms 8π 2 f 2 off q 2 max where f off is the offset frequency from the carrier, q max is the maximum signal charge swing, i 2 n / f is the power spectral density of the parallel current noise, and Γ 2 rms is the rms value of the effective impulse sensitivity function (ISF) [4]. ISF is defined as: Γ eff (wt)=γ(wt) α(wt) (2) where Γ is the impulse sensitivity function (ISF) representing the time varying sensitivity of the oscillator phase to perturbations and α is the noise modulating function (NMF) that is a deterministic periodic function representing the modulation of the noise [4]. Figure 17.2.1. shows a standard cross-coupled oscillator together with the ISF, NMF and the effective ISF of its pmos transistors. The waveforms for the nmos transistors are similar. The noise generated from the pmos (and nmos) transistors reaches its maximum when the oscillator is sensitive to perturbations and hence results in a lower phase noise for a given resonator Q and bias current. Alternatively, the Colpitts oscillator of Figure 17.2.2 has good cyclostationary noise properties [4]. Figure 17.2.2 shows the ISF, NMF and effective ISF of the active device noise, confirming this effect. For this topology, the noise generated by the core transistor is maximum when the oscillator is least sensitive to perturbations and can potentially achieve lower phase noise. In addition to better cyclostationary noise properties, the Colpitts topology achieves a higher voltage swing for a given bias current and resonator Q compared to the cross-coupled oscillators. For tail bias current, I bias, and an effective parallel tank resistance, R P, the nmos-only (or pmos-only) and the complimentary cross-couple oscillator topologies have tank amplitudes of approximately, 2I bias R P /π and 4I bias R P /π, respectively, while the Colpitts oscillator achieves a tank amplitude of 2I bias R P [2,4]. Despite these advantages, CMOS Colpitts oscillators are rarely used in integrated circuits mainly due to their higher required gain for reliable start-up and single-ended nature that makes them more sensitive to common-mode noise sources such as substrate and supply noise. (1) The design evolution leads to a topology that overcomes the start-up issues while providing a low-noise fully-differential output. A differential output can be provided by coupling two Colpitts oscillators by sharing the source-to-ground capacitors, C 2, between two independent Colpitts oscillators, as shown in Figure 17.2.3a. Since the center node where both C 2 are connected together is a differential virtual ground, the original behavior of operation of the Colpitts oscillators remains unchanged when the two sides oscillate 180 O out of phase. While providing differential operation, the topology of Figure 17.2.3a increases the current consumption by a factor of two. Noting that the current through the transistor of Figure 17.2.2a flows through the core transistor for less than half of the period (Figure 17.2.2b), it is possible to reuse the same current source by switching it between the two sides of the oscillator, as in Figure 17.2.3b. This switching must occur in a synchronized manner and can be achieved by using a pair of nmos transistors to switch the current from one side to the other, as in Figure 17.2.4a. This switching action will cut down the current consumption by almost a factor of two for differential operation, which allows the oscillator to use less dc power. The oscillator takes full advantage of the cyclostationary noise shaping of the core transistors. Moreover, the negative resistance of the tail cross-coupled pair provides an effective means of guaranteeing reliable start-up. Simulated voltage waveforms of this new topology shown in Figure 17.2.4a are presented in Figure 17.2.4b. The ISF, NMF, and effective ISF for the core transistors are shown in Figure 17.2.4c. In this configuration, the transistor channel noise is maximum when the oscillator is the least sensitive to perturbations, reducing the effective ISF considerably. A test VCO using 0.35µm CMOS transistors is optimized using linear programming [3]. The inductance is chosen for a center frequency of 2.1GHz. The inductors have quality factors of 6. nmos transistors operating in inversion mode are used as varactors. The channel length of the nmos varactors is optimized to maximize the quality factor while maintaining a good tuning range. The oscillator operates from 1.8 to 2.45GHz, which corresponds to a center frequency of 2.12GHz and a tuning range of 30.5%. Figure 17.2.5 shows the tuning range and phase noise of this VCO. The oscillator shows a phase noise of -139dBc/Hz at 3MHz offset from the carrier using low Q inductors of 6, while drawing 4mA from a 2.5V supply. To verify the effect of capacitive and LC tail current noise filtering, they have been added to the oscillator with the option to remove the inductor or capacitor through a laser trim [2,5]. The LC network resonates at twice the frequency of oscillation. Measured oscillator phase noise at 3MHz is -138.2dBc/Hz with the LC filter and -139.2dBc/Hz with the capacitor alone (inductor shorted). The LC filtering method does not have a significant effect on phase noise in this topology and actually degrades it by <1dB. Figure 17.2.6 is a chip micrograph. References: [1] L. Dauphinee et al., A Balanced 1.5GHz Voltage-Controlled Oscillator with an Integrated LC Resonator, ISSCC Digest of Technical Papers, pp. 390-391, Feb. 1997. [2] A. Hajimiri and T. H. Lee, Design issues in CMOS differential LC oscillators, IEEE J. of Solid State Circuits, vol. 34, pp. 717-724, May 1999. [3] D. Ham, A. Hajimiri, Concepts and methods in optimization of integrated LC VCOs, IEEE J. of Solid State Circuits, vol. 36, pp. 896-909, June 2001. [4] A. Hajimiri and T. H. Lee, The design of low noise oscillators, Norwell, MA: Kluwer, 1999. [5] E. Hegazi et al., A Filtering Technique to Lower Oscillator Phase Noise, ISSCC Digest of Technical Papers, pp. 364-365, Feb. 2001.

ISSCC 2002 / February 6, 2002 / Salon 1-6 / 8:45 AM Figure 17.2.1: Cross-coupled oscillator topology and its ISF, NMF, and effective ISF waveforms. Figure 17.2.2: Single-ended Colpitts oscillator topology and its ISF, NFM, and effective ISF waveforms. Figure 17.2.3: Differential Colpitts oscillator initial topology with switching current source. (c) Figure 17.2.4: Differential Colpitts oscillator with tail cross-coupled switch implementation Voltage waveforms of the VCO with current reusing (c) ISF, NMF and effective ISF. Figure 17.2.5: Measured frequency tuning range of the VCO measured phase noise plot at f osc = 1.8GHz. Figure 17.2.6: Die micrograph.

Figure 17.2.1: Cross-coupled oscillator topology and its ISF, NMF, and effective ISF waveforms.

Figure 17.2.2: Single-ended Colpitts oscillator topology and its ISF, NFM, and effective ISF waveforms.

Figure 17.2.3: Differential Colpitts oscillator initial topology with switching current source.

Figure 17.2.4: Differential Colpitts oscillator with tail cross-coupled switch implementation Voltage waveforms of the VCO with current reusing (c) ISF, NMF and effective ISF.

Figure 17.2.5: Measured frequency tuning range of the VCO measured phase noise plot at f osc = 1.8GHz.

Figure 17.2.6: Die micrograph.