HEF4894B-Q stage shift-and-store register LED driver

Similar documents
12-stage shift-and-store register LED driver

HEF4794B-Q stage shift-and-store register LED driver

HEF4014B-Q General description. 2. Features and benefits. 3. Applications. 8-bit static shift register

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

HEF4049B-Q General description. 2. Features and benefits. 3. Applications. Hex inverting buffers

Hex inverting buffer; 3-state

Quad R/S latch with 3-state outputs

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

Quad 2-input EXCLUSIVE-NOR gate

Dual 4-bit static shift register

HEF4069UB-Q General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Hex inverter

Quad 2-input EXCLUSIVE-NOR gate

HEF4001B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NOR gate

HEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

Dual 4-bit static shift register

12-stage binary ripple counter

Octal buffers with 3-state outputs

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

Quad 2-input NAND Schmitt trigger

Quad 2-input EXCLUSIVE-NOR gate

74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.

1-of-4 decoder/demultiplexer

1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.

74AHC1G79-Q100; 74AHCT1G79-Q100

HEF4541B-Q General description. 2. Features and benefits. Programmable timer

74HC9114; 74HCT9114. Nine wide Schmitt trigger buffer; open drain outputs; inverting

HEF4518B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual BCD counter

4-bit bidirectional universal shift register

Hex non-inverting HIGH-to-LOW level shifter

Quad 2-input NAND Schmitt trigger

16-bit buffer/line driver; 3-state

2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

Octal buffer/line driver; inverting; 3-state

74HC11; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input AND gate

74AHC1G4212GW. 12-stage divider and oscillator

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

Hex inverting HIGH-to-LOW level shifter

74HC7540; 74HCT7540. Octal Schmitt trigger buffer/line driver; 3-state; inverting

The 74LVC1G02 provides the single 2-input NOR function.

74AHC1G79; 74AHCT1G79

74HC4075; 74HCT General description. 2. Features and benefits. Ordering information. Triple 3-input OR gate

74AHC374-Q100; 74AHCT374-Q100

The 74LVC1G34 provides a low-power, low-voltage single buffer.

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

Hex buffer with open-drain outputs

1-of-2 decoder/demultiplexer

74LV32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

4-bit bidirectional universal shift register

Inverter with open-drain output. The 74LVC1G06 provides the inverting buffer.

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

The 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.

74AHC1G32; 74AHCT1G32

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

Hex non-inverting precision Schmitt-trigger

74AHC1G08; 74AHCT1G08

74AHC1G04; 74AHCT1G04

Triple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.

Quad single-pole single-throw analog switch

Quad 2-input NAND buffer (open collector) The 74F38 provides four 2-input NAND functions with open-collector outputs.

Power logic 12-bit shift register; open-drain outputs

Dual inverting buffer/line driver; 3-state

74HC03; 74HCT03. Quad 2-input NAND gate; open-drain output

Dual non-inverting Schmitt trigger with 5 V tolerant input

Single Schmitt trigger buffer

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

16-channel analog multiplexer/demultiplexer

74ABT General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive edge-trigger

Octal buffer/driver with parity; non-inverting; 3-state

Low-power configurable multiple function gate

74AHC1G02-Q100; 74AHCT1G02-Q100

74CBTLV1G125. The 74CBTLV1G125 provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high.

74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:

Dual 64-bit static shift register. When npe/oe is LOW, the outputs are enabled and it is in the 64-bit serial mode.

Dual 1-of-4 FET multiplexer/demultiplexer. 1OE, 2OE, S0, and S1 select the appropriate B output for the A-input data.

74AHC1G00; 74AHCT1G00

10-stage divider and oscillator

74AHC30; 74AHCT30. The 74AHC30; 74AHCT30 provides an 8-input NAND function.

The CBT3306 is characterized for operation from 40 C to +85 C.

74CBTLV General description. 2. Features and benefits. 2-bit bus switch

74HC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Inverter

74HC04; 74HCT04. Temperature range Name Description Version 74HC04D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 74HCT04D

Low-power configurable multiple function gate

Buffers with open-drain outputs. The 74LVC2G07 provides two non-inverting buffers.

74LVCH16541A. 16-bit buffer/line driver; 3-state

74HC240; 74HCT240. Octal buffer/line driver; 3-state; inverting

74HCT General description. 2. Features and benefits. 3. Ordering information. Dual non-retriggerable monostable multivibrator with reset

74LVC16244A-Q100; 74LVCH16244A-Q100

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

10-bit level shifting bus switch with output enable. The CBTD3861 is characterized for operation from 40 C to +85 C.

74HC245; 74HCT245. Octal bus transceiver; 3-state

74AHC1G79-Q100; 74AHCT1G79-Q100

20-bit bus interface D-type latch; 3-state

74HC4040; 74HCT stage binary ripple counter

CBT3245A. 1. General description. 2. Features and benefits. 3. Ordering information. Octal bus switch

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Transcription:

Rev. 1 12 July 2012 Product data sheet 1. General description The is a 12-stage serial shift register. It has a storage latch associated with each stage for strobing data from the serial input () to the parallel LE driver outputs (QP0 to QP11). ata is shifted on positive-going clock (CP) transitions. The data in each shift register stage is transferred to the storage register when the strobe (STR) input is HIGH. ata in the storage register appears at the output whenever the output enable (OE) input signal is HIGH. Two serial outputs (QS1 and QS2) are available for cascading a number of devices. Serial data is available at QS1 on positive-going clock edges to allow high-speed operation in cascaded systems with a fast clock rise time. The same serial data is available at QS2 on the next negative going clock edge. This is used for cascading devices when the clock has a slow rise time. It operates over a recommended V power supply range of 3 V to 15 V referenced to V SS (usually ground). Unused inputs must be connected to V, V SS, or another input. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications. 2. Features and benefits Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from 40 C to +85 C and from 40 C to +125 C Fully static operation 5 V, 10 V, and 15 V parametric ratings Standardized symmetrical output characteristics ES protection: MIL-ST-833, method 3015 exceeds 2000 V HBM JES22-A114F exceeds 2000 V MM JES22-A115-A exceeds 200 V (C = 200 pf, R = 0 ) Complies with JEEC standard JES 13-B

3. Ordering information Table 1. Ordering information All types operate from 40 C to +125 C. Type number Package Name escription Version HEF4894BT-Q100 SO20 plastic small outline package; 20 leads; body width 7.5 mm SOT163-1 HEF4894BTT-Q100 TSSOP20 plastic thin shrink small outline package; 20 leads; body width 4.4 mm SOT360-1 4. Functional diagram 3 1 CP STR QS1 QS2 QP0 QP1 11 12 4 5 2 QP2 QP3 6 7 QP4 8 QP5 9 QP6 18 QP7 17 QP8 16 QP9 15 QP10 14 OE QP11 13 19 001aai639 Fig 1. Logic Symbol CP 2 3 12-STAGE SHIFT REGISTER 12 11 QS2 QS1 STR 1 12-BIT STORAGE REGISTER OE 19 OPEN-RAIN OUTPUTS 4 5 6 7 8 9 18 17 16 15 14 13 QP0 QP1 QP2 QP3 QP4 QP5 QP6 QP7 QP8 QP9 QP10 QP11 001aag118 Fig 2. Functional diagram Product data sheet Rev. 1 12 July 2012 2 of 18

STAGE 0 STAGE 1 TO 10 STAGE 11 Q Q10S Q QS1 FF0 FF11 Q QS2 CP CP LATCH CP LE Q Q LATCH LE LATCH LE STR OE QP0 QP1 QP10 QP11 001aag119 Fig 3. Logic diagram 5. Pinning information 5.1 Pinning STR 1 20 V 2 19 OE CP 3 18 QP6 QP0 4 17 QP7 QP1 5 16 QP8 QP2 6 15 QP9 QP3 7 14 QP10 QP4 8 13 QP11 QP5 9 12 QS2 VSS 10 11 QS1 aaa-003548 Fig 4. Pin configuration Product data sheet Rev. 1 12 July 2012 3 of 18

5.2 Pin description Table 2. Pin description Symbol Pin escription 2 serial input QP0 to QP11 4, 5, 6, 7, 8, 9, 18, 17, 16, 15, 14, 13 parallel output QS1 11 serial output QS2 12 serial output CP 3 clock input STR 1 strobe input OE 19 output enable input V 20 supply voltage V SS 10 ground (0 V) 6. Functional description Table 3. Function table [1] At the positive clock edge the information in the 10 th register stage is transferred to the 11 th register stage and the QS output Control Input Parallel output Serial output CP OE STR QP0 QPn QS1 [2] QS2 [3] L X X Z Z Q10S no change L X X Z Z no change Q11S H L X no change no change Q10S no change H H L Z QPn 1 Q10S no change H H H L QPn 1 Q10S no change H H H no change no change no change Q11S [1] H = HIGH voltage level; L = LOW voltage level; X = don t care; = LOW-to-HIGH clock transition; = HIGH-to-LOW clock transition; Z = high-impedance OFF-state. [2] Q10S = the data in register stage 10 before the LOW to HIGH clock transition. [3] Q11S = the data in register stage 11 before the HIGH to LOW clock transition. Product data sheet Rev. 1 12 July 2012 4 of 18

clock input data input strobe input output enable input internal Q0S (FF 1) QP0 output internal Q10S (FF 11) QP10 output serial QS1 output serial QS2 output 001aag121 Fig 5. Timing diagram 7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter Conditions Min Max Unit V supply voltage 0.5 +18 V I IK input clamping current V I < 0.5 V or V I >V + 0.5 V - 10 ma V I input voltage 0.5 V + 0.5 V I OK output clamping current QSn outputs; V O < 0.5 V or V O >V + 0.5-10 ma V QPn outputs; V O <0.5V - 40 ma I I input leakage current - 10 ma I O output current QSn outputs - 10 ma QPn outputs - 40 ma T stg storage temperature 65 +150 C T amb ambient temperature 40 +125 C P tot total power dissipation T amb = 40 C to +125 C SO20 and TSSOP20 package [1] - 500 mw P power dissipation per output - 100 mw [1] For SO20 package: P tot derates linearly with 8 mw/k above 70 C. For TSSOP20 package: P tot derates linearly with 5.5 mw/k above 60 C. Product data sheet Rev. 1 12 July 2012 5 of 18

8. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V supply voltage 3-15 V V I input voltage 0 - V V T amb ambient temperature in free air 40 - +125 C t/ V input transition rise and fall rate V = 5 V - - 3.75 s/v V = 10 V - - 0.5 s/v V = 15 V - - 0.08 s/v 9. Static characteristics Table 6. Static characteristics V SS = 0 V; V I =V SS or V ; unless otherwise specified. Symbol Parameter Conditions V T amb = 40 C T amb = +25 C T amb = +85 C T amb = +125 C Unit Min Max Min Max Min Max Min Max V IH HIGH-level I O < 1 A 5 V 3.5-3.5-3.5-3.5 - V input voltage 10 V 7.0-7.0-7.0-7.0 - V 15 V 11.0-11.0-11.0-11.0 - V V IL LOW-level I O < 1 A 5 V - 1.5-1.5-1.5-1.5 V input voltage 10 V - 3.0-3.0-3.0-3.0 V 15 V - 4.0-4.0-4.0-4.0 V V OH HIGH-level QSn outputs; 5 V 4.95-4.95-4.95-4.95 - V output voltage I O < 1 A 10 V 9.95-9.95-9.95-9.95 - V 15 V 14.95-14.95-14.95-14.95 - V V OL LOW-level QSn outputs; 5 V - 0.05-0.05-0.05-0.05 V output voltage I O < 1 A 10 V - 0.05-0.05-0.05-0.05 V 15 V - 0.05-0.05-0.05-0.05 V QPn outputs; 5 V - 0.75-0.75-1.5-1.5 V I O < 20 ma 10 V - 0.75-0.75-1.5-1.5 V 15 V - 0.75-0.75-1.5-1.5 V I OH HIGH-level output current QSn outputs V O = 2.5 V 5 V - 1.7-1.4-1.1-1.1 ma V O =4.6V 5V - 0.64-0.5-0.36-0.36 ma V O = 9.5 V 10 V - 1.6-1.3-0.9-0.9 ma V O = 13.5 V 15 V - 4.2-3.4-2.4-2.4 ma I OL LOW-level output current QSn outputs V O = 0.4 V 5 V 0.64-0.5-0.36-0.36 - ma V O = 0.5 V 10 V 1.6-1.3-0.9-0.9 - ma V O = 1.5 V 15 V 4.2-3.2-2.4-2.4 - ma I I input leakage current 15 V - 0.1-0.1-1.0-1.0 A Product data sheet Rev. 1 12 July 2012 6 of 18

Table 6. Static characteristics continued V SS = 0 V; V I =V SS or V ; unless otherwise specified. Symbol Parameter Conditions V T amb = 40 C T amb = +25 C T amb = +85 C T amb = +125 C Unit Min Max Min Max Min Max Min Max I OZ OFF-state QPn output 5 V - 2-2 - 15-15 A output current is HIGH; 10 V - 2-2 - 15-15 A V O =15V 15 V - 2-2 - 15-15 A I supply current I O = 0A 5V - 5-5 - 150-150 A 10 V - 10-10 - 300-300 A 15 V - 20-20 - 600-600 A C I input capacitance - - - - 7.5 - - - - pf 10. ynamic characteristics Table 7. ynamic characteristics V SS = 0 V; T amb = 25 C unless otherwise specified. For test circuit see Figure 10. Symbol Parameter Conditions V Extrapolation formula Min Typ Max Unit t PHL HIGH to LOW CP to QS1; 5V [1] 132 ns + (0.55 ns/pf)c L - 160 320 ns propagation delay see Figure 6 10 V 53 ns + (0.23 ns/pf)c L - 65 130 ns 15 V 37 ns + (0.16 ns/pf)c L - 45 90 ns CP to QS2; 5 V 92 ns + (0.55 ns/pf)c L - 120 240 ns see Figure 6 10 V 39 ns + (0.23 ns/pf)c L - 50 100 ns 15 V 32 ns + (0.16 ns/pf)c L - 40 80 ns t PLH LOW to HIGH CP to QS1; 5V [1] 102 ns + (0.55 ns/pf)c L - 130 260 ns propagation delay see Figure 6 10 V 44 ns + (0.23 ns/pf)c L - 55 110 ns 15 V 32 ns + (0.16 ns/pf)c L - 40 80 ns CP to QS2; 5 V 102 ns + (0.55 ns/pf)c L - 130 260 ns see Figure 6 10 V 49 ns + (0.23 ns/pf)c L - 60 120 ns 15 V 37 ns + (0.16 ns/pf)c L - 45 90 ns t PZL OFF-state to LOW CP to QPn; 5V - 240 480 ns propagation delay see Figure 6 10 V - 80 160 ns 15 V - 55 110 ns STR to QPn; 5V - 140 280 ns see Figure 7 10 V - 70 140 ns 15 V - 55 110 ns t PLZ LOW to OFF-state CP to QPn; 5V - 170 340 ns propagation delay see Figure 6 and 7 10 V - 75 150 ns 15 V - 60 120 ns STR to QPn; 5V - 100 200 ns see Figure 7 10 V - 40 100 ns 15 V - 35 70 ns Product data sheet Rev. 1 12 July 2012 7 of 18

Table 7. ynamic characteristics continued V SS = 0 V; T amb = 25 C unless otherwise specified. For test circuit see Figure 10. Symbol Parameter Conditions V Extrapolation formula Min Typ Max Unit t en OE to QPn; 5V [2] - 100 200 ns see Figure 8 10 V - 55 110 ns 15 V - 50 100 ns t dis OE to QPn; 5V [2] - 80 160 ns see Figure 8 10 V - 40 80 ns 15 V - 30 60 ns t t transition time QS1, QS2; 5V [1][3] 35 ns + (1.00 ns/pf)c L - 85 170 ns see Figure 6 10 V 19 ns + (0.42 ns/pf)c L - 40 80 ns 15 V 16 ns + (0.28 ns/pf)c L - 30 60 ns t W pulse width CP; LOW and HIGH; 5V 60 30 - ns see Figure 6 10 V 30 15 - ns 15 V 24 12 - ns STR; HIGH; 5V 80 40 - ns see Figure 7 10 V 60 30 - ns 15 V 24 12 - ns t su set-up time to CP; 5V 60 30 - ns see Figure 9 10 V 20 10 - ns 15 V 15 5 - ns t h hold time to CP; 5V +5 15 - ns see Figure 9 10 V 20 5 - ns 15 V 20 5 - ns f clk(max) maximum clock CP; see Figure 6 5V 5 10 - MHz frequency 10 V 11 22 - MHz 15 V 14 28 - MHz [1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C L in pf). [2] t en is the same as t PZL and t dis is the same as t PLZ. [3] t t is the same as t TLH and t THL. Table 8. ynamic power dissipation P can be calculated from the formulas shown. V SS = 0 V; t r = t f 20 ns; T amb = 25 C. Symbol Parameter V Typical formula Where P dynamic power dissipation 5V P = 1200 f i + (f o C L ) V 2 W f i = input frequency in MHz; 10 V P f o = output frequency in MHz; = 5550 f i + (f o C L ) V 2 W C L = output load capacitance in pf; 15 V P = 15000 f i + (f o C L ) V 2 W (f o C L ) = sum of the outputs; V = supply voltage in V. Product data sheet Rev. 1 12 July 2012 8 of 18

11. Waveforms V I 1/f clk(max) CP input V M V SS t W t W V t PLZ t PZL V Y QPn output V OL V X t PLH t PHL V OH 90 % QS1 output V M V OL 10 % t TLH t THL V OH 90 % t PLH t PHL QS2 output V M V OL 10 % t TLH t THL 001aag222 Fig 6. Parallel output measurement points are given in Table 9. V OL and V OH are typical output voltage levels that occur with the output load. Propagation delay clock (CP) to output (QPn, QS1, QS2), clock pulse width and maximum clock frequency Table 9. Measurement points Supply Input Output V V M V M V X V Y 5 V to 15 V 0.5V 0.5V 0.1V O 0.9V O V I CP input V M STR input V SS V I V M V SS V QPn output t W t PLZ t PZL V Y V OL V X 001aag802 Fig 7. Measurement points are given in Table 9. V OL is the typical output voltage level that occurs with the output load. Strobe (STR) to output (QPn) propagation delays and the strobe pulse width Product data sheet Rev. 1 12 July 2012 9 of 18

t su t h t su t h Nexperia V I OE input V M V SS V output LOW to OFF-state OFF-state to LOW V OL t PLZ outputs enabled V X outputs disabled t PZL V Y outputs enabled 001aag803 Fig 8. Measurement points are given in Table 9. V OL is the typical output voltage level that occurs with the output load. Enable and disable times for input OE V I CP input V M V SS V I input V M V SS V QPn output V OL 001aag805 Fig 9. Measurement points are given in Table 9. V OL is a typical output voltage level that occurs with the output load. The shaded areas indicate when the input is permitted to change for predictable output performance. Set-up and hold times for the data input () Product data sheet Rev. 1 12 July 2012 10 of 18

V I 90 % input pulse V SS 10 % t r t f V EXT G V I V UT V O RL RT CL 001aag804 Fig 10. Test data is given in Table 10. efinitions for test circuit: UT - evice Under Test; R L = Load resistance; C L = load capacitance; R T = Termination resistance should be equal to output impedance of Z o of the pulse generator; V EXT = External voltage for measuring switching times. Test circuit for measuring switching times Table 10. Test data Supply Input V EXT Load V V I t r, t f t PLZ, t PZL t PLH, t PHL C L R L 5 V to 15 V V 20 ns V open 50 pf 1 k Product data sheet Rev. 1 12 July 2012 11 of 18

12. Application information Application example: serial-to-parallel data converting LE driver. Fig 11. Serial-to-parallel converting LE drivers Product data sheet Rev. 1 12 July 2012 12 of 18

13. Package outline SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT163-1 E A X c y H E v M A Z 20 11 Q A 2 A 1 (A ) 3 A pin 1 index L p L θ 1 e b p 10 w M detail X 0 5 10 mm scale IMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 2.65 0.1 A 1 A 2 A 3 b p c (1) E (1) e H (1) E L L p Q v w y Z 0.3 0.1 0.012 0.004 2.45 2.25 0.096 0.089 0.25 0.01 0.49 0.36 0.019 0.014 0.32 0.23 0.013 0.009 13.0 12.6 0.51 0.49 7.6 7.4 0.30 0.29 1.27 10.65 10.00 0.419 0.394 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 0.05 1.4 0.055 1.1 0.4 0.043 0.016 1.1 1.0 0.043 0.039 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.9 0.4 o 8 o 0.035 0 0.016 OUTLINE VERSION REFERENCES IEC JEEC JEITA EUROPEAN PROJECTION ISSUE ATE SOT163-1 075E04 MS-013 99-12-27 03-02-19 Fig 12. Package outline SOT163-1 (SO20) Product data sheet Rev. 1 12 July 2012 13 of 18

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm SOT360-1 E A X c y H E v M A Z 20 11 Q pin 1 index A 2 A 1 (A ) 3 A θ 1 10 w M e b p detail X L p L 0 2.5 5 mm scale IMENSIONS (mm are the original dimensions) A UNIT A 1 A 2 A 3 b p c (1) E (2) e H (1) E L L p Q v w y Z max. mm 1.1 0.15 0.05 0.95 0.80 0.25 0.30 0.19 0.2 0.1 6.6 6.4 4.5 4.3 0.65 6.6 6.2 1 0.75 0.50 0.4 0.3 0.2 0.13 0.1 0.5 0.2 θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEEC JEITA SOT360-1 MO-153 EUROPEAN PROJECTION ISSUE ATE 99-12-27 03-02-19 Fig 13. Package outline SOT360-1 (TSSOP20) Product data sheet Rev. 1 12 July 2012 14 of 18

14. Abbreviations Table 11. Acronym HBM ES MM MIL Abbreviations escription Human Body Model ElectroStatic ischarge Machine Model Military 15. Revision history Table 12. Revision history ocument I Release date ata sheet status Change notice Supersedes v.1 20120712 Product data sheet - - Product data sheet Rev. 1 12 July 2012 15 of 18

16. Legal information 16.1 ata sheet status ocument status [1][2] Product status [3] efinition Objective [short] data sheet evelopment This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section efinitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 16.2 efinitions raft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 16.3 isclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use in automotive applications This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. Product data sheet Rev. 1 12 July 2012 16 of 18

No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 16.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 17. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Product data sheet Rev. 1 12 July 2012 17 of 18

18. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 2 4 Functional diagram...................... 2 5 Pinning information...................... 3 5.1 Pinning............................... 3 5.2 Pin description......................... 4 6 Functional description................... 4 7 Limiting values.......................... 5 8 Recommended operating conditions........ 6 9 Static characteristics..................... 6 10 ynamic characteristics.................. 7 11 Waveforms............................. 9 12 Application information.................. 12 13 Package outline........................ 13 14 Abbreviations.......................... 15 15 Revision history........................ 15 16 Legal information....................... 16 16.1 ata sheet status...................... 16 16.2 efinitions............................ 16 16.3 isclaimers........................... 16 16.4 Trademarks........................... 17 17 Contact information..................... 17 18 Contents.............................. 18 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com ate of release: 12 July 2012