ORDERING INFORMATION PACKAGE

Similar documents
ORDERING INFORMATION PACKAGE

ORDERING INFORMATION PACKAGE

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997


74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

SN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

74ACT11652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS


SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVER

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

CD54ACT74, CD74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

SN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

description/ordering information

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN74AHC1G04 SINGLE INVERTER GATE

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

74AC11873 DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS095 JANUARY 1990 REVISED APRIL 1993

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY

SN54HC04, SN74HC04 HEX INVERTERS

SN74LVC2244ADWR OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS. description/ordering information

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

ORDERING INFORMATION PACKAGE SOT (SC-70) DCK

ORDERING INFORMATION TOP-SIDE

SN75150 DUAL LINE DRIVER

SN QUADRUPLE HALF-H DRIVER

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

SN54LV174A, SN74LV174A HEX D-TYPE FLIP-FLOPS WITH CLEAR

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

CDC LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442B FEBRUARY 1994 REVISED NOVEMBER 1995

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

PCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE

description/ordering information

TL594 PULSE-WIDTH-MODULATION CONTROL CIRCUIT

SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SN54GTL16612, SN74GTL BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN54HC541, SN74HC541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

L293, L293D QUADRUPLE HALF-H DRIVERS

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

CD54AC74, CD74AC74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

CD4066B CMOS QUAD BILATERAL SWITCH

SN54ABTE16245, SN74ABTE BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS226F JULY 1993 REVISED AUGUST 1996

ULN2001A, ULN2002A, ULN2003A, ULN2004A, ULQ2003A, ULQ2004A, HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAY

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

Transcription:

Member of Texas Instruments Widebus Family State-of-the-Art Advanced Low-Voltage BiCMOS (ALB) Technology Design for.-v Operation Schottky Diodes on All s to Eliminate Overshoot and Undershoot Industry Standard 64 Pinout Distributed and Pins Minimize High-Speed Switching Noise Flow-Through Architecture Optimizes PCB Layout description The SN74ALB64 is a 6-bit transceiver designed for high-speed, low-voltage (.-V) operation. This device is intended to replace the conventional transceiver in any speed-critical path. The small propagation delay is achieved using a unity-gain amplifier on the input and feedback resistors from input to output, which allows the output to track the input with a small offset voltage. This device can be used as two 8-bit transceivers or one 6-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated. SN74ALB64 SCBS678C SEPTEMBER 996 REVISED JANUARY 00 DGG, DGV, OR DL PACKAGE (TOP VIEW) DIR B B B B4 B B6 B7 B8 B B B B4 B B6 B7 B8 DIR 4 6 7 8 9 0 4 6 7 8 9 0 4 48 47 46 4 44 4 4 4 40 9 8 7 6 4 0 9 8 7 6 OE A A A A4 A A6 A7 A8 A A A A4 A A6 A7 A8 OE TA 40 C to8 C ORDERING INFORMATION PACKAGE ORDERABLE PART NUMBER SN74ALB64DL SN74ALB64DLR TOP-SIDE MARKING SSOP DL Tube Tape and reel ALB64 TSSOP DGG Tape and reel SN74ALB64DGGR ALB64 TVSOP DGV Tape and reel SN74ALB64DGVR AV4 Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 00, Texas Instruments Incorporated POST OFFICE BOX 60 DALLAS, TEXAS 76

SN74ALB64 SCBS678C SEPTEMBER 996 REVISED JANUARY 00 FUNCTION TABLE (each 8-bit section) INPUTS OE DIR OPERATION L L B data to A bus L H A data to B bus H X Isolation logic symbol OE DIR OE DIR 48 4 G EN [BA] EN [AB] G6 6 EN4 [BA] 6 EN [AB] A 47 B A A A4 A A6 A7 A8 A 46 44 4 4 40 8 7 6 4 6 8 9 B B B4 B B6 B7 B8 B A A A4 A A6 A7 A8 0 9 7 6 4 6 7 9 0 B B B4 B B6 B7 B8 This symbol is in accordance with ANSI/IEEE Std 9-984 and IEC Publication 67-. POST OFFICE BOX 60 DALLAS, TEXAS 76

SN74ALB64 SCBS678C SEPTEMBER 996 REVISED JANUARY 00 logic diagram (positive logic) DIR DIR 4 48 OE OE A 47 A 6 B B To Seven Other Channels To Seven Other Channels absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range,......................................................... 0. V to 4.6 V voltage range, V I : Except I/O ports (see Note )................................. 0. V to 4.6 V I/O ports (see Notes and )........................... 0. V to + 0. V Output voltage range, V O (see Notes and ).................................. 0. V to + 0. V clamp current, I IK (V I < 0)........................................................... 0 ma Output clamp current, I OK (V O < 0 or V O > )............................................ ±0 ma Continuous output current, I O (V O = 0 to ).............................................. ±0 ma Continuous current through each or............................................. ±00 ma Package thermal impedance, θ JA (see Note ): DGG package............................... 70 C/W DGV package................................ 8 C/W DL package................................. 6 C/W Storage temperature range, T stg................................................... 6 C to 0 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.. This value is limited to 4.6 V maximum.. The package thermal impedance is calculated in accordance with JESD -7. recommended operating conditions MIN MAX UNIT VCC Supply voltage.6 V IOH High-level output current ma IOL Low-level output current ma t/ v transition rise or fall rate Outputs enabled ns/v TA Operating free-air temperature 40 8 C See Figures and for typical I/O ranges. POST OFFICE BOX 60 DALLAS, TEXAS 76

SN74ALB64 SCBS678C SEPTEMBER 996 REVISED JANUARY 00 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIK AorBports VCC =V II II = 8 ma.7 VCC+. II = 8 ma 0.9. Control inputs VCC =.6 V, VI = VCC or ±0 µa AorBports VCC =6V.6 VI =VCC VI =0 OE low 0.4 0.6 ma OE high µa OE low 0.7 ma OE high 60 µa IOZH VCC =.6 V, VO = 0.7 0 µa IOZL VCC =.6 V, VO = 0. V 0. 0 µa ICC/buffer VCC =.6 V, IO = 0, VI = VCC or.7.6 ma ICCZ VCC =.6 V, Control inputs = VCC or 0.8 ma ICC VCC = to.6 V, One input at VCC 0.6 V, Other inputs at VCC or 600 µa Ci VI = or 0. pf Cio VO = or 0 7. pf All typical values are at VCC =., TA = C. This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or. switching characteristics over recommended operating free-air temperature range, C L = 0 pf (unless otherwise noted) (see Figure ) PARAMETER FROM TO VCC =. ± 0. (INPUT) (OUTPUT) MIN TYP MAX tpd A or B B or A 0.6. ns ten OE A or B.. 6 ns tdis OE A or B.8.8 4. ns All typical values are at VCC =., TA = C. V UNIT 4 POST OFFICE BOX 60 DALLAS, TEXAS 76

SN74ALB64 SCBS678C SEPTEMBER 996 REVISED JANUARY 00. OUTPUT VOLTAGE HIGH vs INPUT VOLTAGE V OH Output Voltage V. 00 µa 6 ma ma.... 4 VI Voltage V Figure. V OH Over Recommended Free-Air Temperature Range OUTPUT VOLTAGE LOW vs INPUT VOLTAGE V OL Output Voltage V. 0. ma 00 µa 6 ma 0 0 0.. VI Voltage V Figure. V OL Over Recommended Free-Air Temperature Range POST OFFICE BOX 60 DALLAS, TEXAS 76

SN74ALB64 SCBS678C SEPTEMBER 996 REVISED JANUARY 00 PARAMETER MEASUREMENT INFORMATION From Output Under Test CL = 0 pf (see Note A) 00 Ω 00 Ω S 6 V Open TEST tpd tplz/tpzl tphz/tpzh S Open 6 V Timing Data Output LOAD CIRCUIT tsu tplh. V th. V. V SETUP AND HOLD TIMES. V. V tphl. V. V PROPAGATION DELAY TIMES VOH VOL Output Control (low-level enabling) Output Waveform S at 6 V (see Note B) Output Waveform S at (see Note B) tpzl tpzh tw. V. V PULSE DURATION. V. V. V. V ENABLE AND DISABLE TIMES tplz VOL + 0. VOL tphz VOH VOH 0. NOTES: A. CL includes probe and jig capacitance. B. Waveform is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 0 MHz, ZO = 0 Ω, tr. ns, tf. ns. D. The outputs are measured one at a time with one transition per measurement. E. tplz and tphz are the same as tdis. F. tpzl and tpzh are the same as ten. G. tplh and tphl are the same as tpd. Figure. Load Circuit and Voltage Waveforms 6 POST OFFICE BOX 60 DALLAS, TEXAS 76

IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, license, warranty or endorsement thereof. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use. Resale of TI s products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use. Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm Mailing Address: Texas Instruments Post Office Box 60 Dallas, Texas 76 Copyright 00, Texas Instruments Incorporated