Digitally Programmable Grounded Impedance Multiplier

Similar documents
The selective transmission with majority even/odd subcarriers for increasing the data transmission throughput in OFDM based Cognitive Radio systems

THD Analysis of One-Cycle and PWM Controlled Active Power Filters

Non-Isolated Bi-directional DC-DC Converters for Plug-In Hybrid Electric Vehicle Charge Station Application

Logic Design 2013/9/26. Outline. Implementation Technology. Transistor as a Switch. Transistor as a Switch. Transistor as a Switch

THE DEVELOPMENT OF THROUGHPUT SLOTTED ALOHA CDMA FOR NAKAGAMI FADING CHANNEL

Work-Time Optimal k-merge Algorithms on the PRAM

Extended Mathematical Expression of BER for MB-UWB System in Underground Mine Channel Athar Ravish Khan Sanjay M. Gulhane

Extraction and Representation of Features, Spring Lecture 5: Speech and Audio Analysis. Zheng-Hua Tan

CH 7. Synchronization Techniques for OFDM Systems

4.5 COLLEGE ALGEBRA 11/5/2015. Property of Logarithms. Solution. If x > 0, y > 0, a > 0, and a 1, then. x = y if and only if log a x = log a y.

Lecture 19: Common Emitter Amplifier with Emitter Degeneration.

90 and 180 Phase Shifter Using an Arbitrary Phase-Difference Coupled-line Structure

READING ASSIGNMENTS LECTURE OBJECTIVES. DOMAINS: Time & Frequency. ELEG-212 Signal Processing and Communications. This Lecture:

Package: H: TO-252 P: TO-220 S: TO-263. Output Voltage : Blank = Adj 12 = 1.2V 15 = 1.5V 18 = 1.8V 25 = 2.5V 33 = 3.3V 50 = 5.0V 3.3V/3A.

CHAPTER 9 CONCLUSION & SCOPE OF FUTURE WORK

Low Cross-Polarization Slab Waveguide Filter for Narrow-Wall Slotted Waveguide Array Antenna with High Gain Horn

High-Order CCII-Based Mixed-Mode Universal Filter

Mathematics. Exponentials and Logarithms. hsn.uk.net. Higher. Contents. Exponentials and Logarithms 134 HSN23300

A 5th order video band elliptic filter topology using OTRA based Fleischer Tow Biquad with MOS-C Realization

ELEG 5693 Wireless Communications Ch. 7 Multicarrier Modulation

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on April 26, 2018 at 7:00 PM

Theory and Proposed Method for Determining Large Signal Return Loss or Hot S22 for Power Amplifiers Using Phase Information

ECE 2201 PRELAB 4A MOSFET SWITCHING APPLICATIONS. Digital CMOS Logic Inverter

Common Collector & Common Base Amplifier Circuits

ANALYSIS ON THE COVERAGE CHARACTERISTICS OF GLONASS CONSTELLATION

ECEN3250 Lab 8 Audio Power Amplifier

Challenges in International Standardization of Image Quality Evaluation

Analysis of SDR GNSS Using MATLAB

DIGITALLY TUNED SINUSOIDAL OSCILLATOR USING MULTIPLE- OUTPUT CURRENT OPERATIONAL AMPLIFIER FOR APPLICATIONS IN HIGH STABLE ACOUSTICAL GENERATORS

Lab 12. Speed Control of a D.C. motor. Controller Design

Delta- Sigma Modulator with Signal Dependant Feedback Gain

Time and Frequency Characterization of Signals & Systems

Online Publication Date: 15 th Jun, 2012 Publisher: Asian Economic and Social Society. Computer Simulation to Generate Gaussian Pulses for UWB Systems

A New Design of Log-Periodic Dipole Array (LPDA) Antenna

Research Article New Topologies of Lossless Grounded Inductor Using OTRA

Outline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture

LNA IN GND GND GND GND IF OUT+ IF OUT- 7. Product Description. Ordering Information. GaAs HBT GaAs MESFET InGaP HBT

Linearization of Two-way Doherty Amplifier by Using Second and Fourth Order Nonlinear Signals

DSP First, 2/e. y[n] a 1. y[n 1] a 2. y[n 2] b k. x[n k] This Lecture: Lecture 25 Second-Order IIR Filters: 3-Domains.

EMD4 / UMD4N V CC I C(MAX.) R 1 R 2. 50V 100mA. 47kW. V CC -50V -100mA 10kW. Datasheet

Delta- Sigma Modulator based Discrete Data Multiplier with Digital Output

Introduction to Medical Imaging. Signal Processing Basics. Strange Effects. Ever tried to reduce the size of an image and you got this?

1.1 Transmission line basic concepts: Introduction to narrow-band matching networks

SGM8621/2/3/4 250µA, 3MHz, Rail-to-Rail I/O CMOS Operational Amplifiers

After completing this chapter you will learn

SGM721/2/3/4 970µA, 10MHz, Rail-to-Rail I/O CMOS Operational Amplifiers

SGM8631/2/3/4 470µA, 6MHz, Rail-to-Rail I/O CMOS Operational Amplifiers

Laboratory Exercise 3: Dynamic System Response Laboratory Handout AME 250: Fundamentals of Measurements and Data Analysis

The Trouton Rankine Experiment and the End of the FitzGerald Contraction

HVQFN16 HVQFN (thermal enhanced very thin quad flatpack; no leads) NA (not applicable) P (plastic) MO-220 S (surface mount) Issue date

SGM8521/2/4 150kHz, 4.7µA, Rail-to-Rail I/O CMOS Operational Amplifiers

Appendix B AIRCRAFT NOISE ANALYSIS CONTENTS B.1 NOISE METHODOLOGY... B-1 B.2 INTEGRATED NOISE MODEL INPUT DATA... B-2

Single Bit DACs in a Nutshell. Part I DAC Basics

Engineering 1620: High Frequency Effects in BJT Circuits an Introduction Especially for the Friday before Spring Break

Polyphase Modulation Using a FPGA for High-Speed Applications

DTD114GK V CEO I C R. 50V 500mA 10kW. Datasheet. NPN 500mA 50V Digital Transistors (Bias Resistor Built-in Transistors) Outline Parameter Value SMT3

EMD3 / UMD3N / IMD3A V CC I C(MAX.) R 1 R 2. 50V 100mA. 10k. 10k. 50V 100mA. 10k. 10k. Datasheet

PRECISION LOW POWER CMOS OPERATIONAL AMPLIFIER

Research Article Modeling and Analysis of Cascade Multilevel DC-DC Boost Converter Topologies Based on H-bridge Switched Inductor

1. Transforms (Moment Generating Functions) 2. Sum of a Random Number of Independent Random Variables

UMH8N / IMH8A V CEO I C R 1. 50V 100mA 10k. Datasheet. Outline. Inner circuit

A Comparison of Fractional Smith Predictors

DETERMINATION OF ELECTRONIC DISTANCE MEASUREMENT ZERO ERROR USING KALMAN FILTER

US6H23 / IMH23 V CEO 20V V EBO 12V. 600mA R k. Datasheet. Outline Parameter Tr1 and Tr2 TUMT6 SMT6

QUAD PRECISION CMOS VOLTAGE COMPARATOR WITH PUSH-PULL DRIVER

PRECISION P-CHANNEL EPAD MOSFET ARRAY QUAD ZERO THRESHOLD MATCHED PAIR

I 2 C Port Expander Guide

TALLINN UNIVERSITY OF TECHNOLOGY. IRO0140 Advanced Space Time-Frequency Signal Processing. Individual Work

Chapter 3 Digital Logic Structures

SEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE

PRACTICAL FILTER DESIGN & IMPLEMENTATION LAB

3G Evolution. OFDM Transmission. Outline. Chapter: Subcarriers in Time Domain. Outline

2SA1579 / 2SA1514K. V CEO -120V -50mA I C. Datasheet. PNP -50mA -120V High-Voltage Amplifier Transistors. Outline

Performance and Analysis with Power Quality improvement with Cascaded Multi-Level Inverter Fed BLDC Motor Drive

A Simplified Method for Phase Noise Calculation

ALD1721E EPAD MICROPOWER CMOS OPERATIONAL AMPLIFIER ADVANCED LINEAR DEVICES, INC.

AN MIP APPROACH TO THE U-LINE BALANCING PROBLEM WITH PROPORTIONAL WORKER THROUGHPUT. Reyhan Erin Magna PowerTrain Troy, Michigan

ALD2724E/ALD2724 DUAL EPAD PRECISION HIGH SLEW RATE CMOS OPERATIONAL AMPLIFIER ADVANCED LINEAR DEVICES, INC.

Efficient loop-back testing of on-chip ADCs and DACs

Migration ATV11 - ATV12

Controls and Options D2, Session 1: Controls and Options 08/30/2000 Star-Hspice Basic Training 2000

FOR LEASE FOR LEASE GATEWAY CROSSING DRIVE-THRU & PAD OPPORTUNITIES AVAILABLE 175A STREET & 4TH AVENUE SURREY, BC FRASER MILLS COQUITLAM, BC

SPX mA Low Drop Out Voltage Regulator with Shutdown FEATURES Output 3.3V, 5.0V, at 400mA Output Very Low Quiescent Current Low Dropout Voltage

Investigation of Power Factor Behavior in AC Railway System Based on Special Traction Transformers

APPLICATION NOTE UNDERSTANDING EFFECTIVE BITS

Further Topics on Random Variables:

3A High Current, Low Dropout Voltage Regulator

RECOMMENDATION ITU-R M.1828

PRACTICAL ANALOG DESIGN TECHNIQUES

Prototype based languages

Outline. Supply system EM, IR, di/dt issues (2-34) - Topologies. - Area pads - Decoupling Caps - Circuit failures - Can CAD help?

Department of Humanities & Religious Studies Assessment Plan (REV 6/16)

Reduction of Harmonic in a Multilevel Inverter Using Optimized Selective Harmonic Elimination Approach

Available online at ScienceDirect. International Conference On DESIGN AND MANUFACTURING, IConDM 2013

Improvement of Commutation Time in Matrix Converter

YB mA, Low Power, High PSRR LDO Regulator

Lab 2: Common Source Amplifier.

HSMS-2823 RF mixer/detector diode

Introduction to Digital Signal Processing

Class Room: SF339 Office : SF709 Phone: Office Hours : 星期五 14:00~16:00 Textbook

Transcription:

Itratioal Joural of Egirig sarch ad Dvlopmt -ISS: 78-067X, p-iss: 78-800X, www.ijrd.com Volum 11, Issu 0 (Fbruary 015), PP.4-8 Digitally Programmabl Groudd Impdac Multiplir. Afzal Dpartmt of Elctroics ad Commuicatio Egirig, Jamia Millia Islamia, w Dlhi-11005, Idia. Abstract:- A ovl digitally programmabl gralizd impdac multiplir is prstd. It uss scod gratio currt covyor ad a digital cotrol modul. Th w multiplir ca provid digital cotrol to groudd impdac fuctios such as, rsistor, capacitor, iductor without quatizig th sigal. Th tchiqu usd is simpl, vrsatil as wll as compatibl for micromiiaturizatio i cotmporary IC tchologis. Th simulatio rsults o digitally programmabl gralizd impdac multiplir vrify th thory. Kywords:- Currt covyor, multiplir. I. ITODUCTIO I rct yars th scod gratio currt covyors (CCIIs) hav provd to b fuctioally flxibl ad vrsatil buildig block. It possss highr sigal badwidth, gratr liarity ad larg dyamic rag [1-]. As a rsult it is gaiig wid accptac as a buildig block for dsigig voltag/currt mod aalog sigal procssig circuits [3-6]. I th mixd sigal systms th o chip cotrol of th systms paramtr ca b providd through digital mas with high rsolutio capability ad th rcofigurability[4-7]. Howvr, ot much cott is availabl i th tchical litratur o th subjct. I this papr a ovl digitally programmabl groudd multiplir (DPGIM) usig scod gratio currt covyor is prstd. To dmostrat th vrsatility of th DPGIM, digitally cotrolld groudd rsistor(), capacitor(c) ad iductor ar ralizd. Th circuit cosists of a CCII, a digital cotrol modul (DCM), which is ralizd usig - laddr ad a -bit switchig array, alog with impdac udr cotrol. Th ralizd DPGIM is simulatd for positiv ad gativ rsistors usig PSPICE. II. DIGITAL COTOL MODULE Th ralizatio of th digital cotrol modul (DCM) usd i th DPGIM is show i Figur 1(a), which uss - laddr ad aalog switchig array [6]. Its routi aalysis yilds th output voltag V as Fig. 1(a): Digital Cotrol Modul-Th DCM. 1 V A0 A1 4A A 1 (1) whr, A 0, A 1,, A -1 ar th bit valus of th -bit digital cotrol word (). Equatio (1) ca also b xprssd as whr, K 1 = /. V () K1V 1 Th quivalt of th Figur 1(a) is giv i Figur 1(b) ad ow owards shall b xprssd as th K 1 - Block. If two stags of th K 1 - Block with sam cotrol word ar cascadd through a voltag buffr as show i Figur 1(c), 4

Digitally Programmabl Groudd Impdac Multiplir K1 V Th trasfr gai ca b xprssd as Fig 1(b): Th K 1 Block. V K (3) whr, K = K 1 K 1 = (/ ). Hcforththis doubl stagblock shall b rfrrd as th K Block. Its quivalt is also show i Figur1(c). It is obvious from quatio () ad (3) that th trasfr gai of th K 1 ad K moduls ca b cotrolld through digital cotrol word (). Fig. 1(c): Th K Block Th j th digital switch usd i th DCM is show i Figur 1(d), whr, j rags from 0 to -1. Fig. 1(d): Th j th Digital Switch. III. CICUIT EALIZATIO Th proposd DPGIM usig a CCII ad a DCM is giv i Figur. Th routi aalysis yilds its impdac fuctio as V Z i KZ (4a) I Fig. : DPGIM for positiv impdac paramtrs 5

Digitally Programmabl Groudd Impdac Multiplir whr, K (= / )is th trasfr gai of th DCM ad is a -bit cotrol word. Thus, th ralizd impdac of quatio (4) rducs to Zi Z (4b) It is to b otd that for gativ CCII th ralizd impdac Z i is positiv whil for positiv CCII, agativ Z i is ralizd. From quatio (4b) it is clar that th impdac s at th iput port of th Figur ca asily b cotrolld by digital word, i tur th trmiatig impdac Z is cotrolld. Th trmiatig impdac Z may b slctd ithr rsistor(), capacitor (C) or iductor (L) or ay combiatio of ths compots. Thus th circuit ralizs digitally cotrolld positiv as wll as gativ impdac multiplir Cas 1: Digitally Programmabl I Figur, if Z is cosidrd as rsistor i.., Z =, quatio (4) rducs to Z i = (5a) For K = K 1 ad for K = K (5b) (5c) It is ca b s from quatio (5) that th ralizd ffctiv rsistac is programmabl through digital cotrol word. For, K=K 1, is dirctly rlatd to th digital cotrol word, whil for K=K, It is dirctly rlatd to. Cas : Digitally Programmabl C If Z i Figur is assumd as capacitor i.. Z = 1/sC, quatio (4) rducs to Z i 1 (6a) sc For K = K 1 C C (6b) whil for K = K C C (6c) Thus it is obvious from quatio (6) that through digital cotrol word (), th ralizd ffctiv capacitac(c ) ca b cotrolld ivrsly through or. Cas 3: Digitally Programmabl L I Figur if Z is cosidrd as a iductor i.. Z = sl, quatio (4) rducs to Z i = s L (7a) Agai for K = K 1 L L (7b) ad for K = K 6

(KOhm) I (ma) Digitally Programmabl Groudd Impdac Multiplir L L (7c) Thus by cotrollig th digital cotrol word th ralizd ffctiv iductac L is also programmabl ithr through or. IV. SIMULATIO ESULTS Th practical validity of th proposd digitally programmabl groudd impdac multiplir is simulatd usig PSPICE for. Th SPICE modl of CCII availabl i th tchical litratur was usd []. Th digital cotrol modul of Figur (1) was implmtd for 4-bit with W/L ratio of uity. Th voltag - currt plot obtaid from PSPICE simulatio for th DGPIM of Figur with =100KOhm for various is show i Figur 3(a). = 8 = =3 =3 4 =6 =6 =15 =15 0 V (mv) -100-60 -0 0 60 100-4 -8 Fig. 3(a): V-I plot for digitally programmabl positiv ad gativ rsistors for \ diffrt digital cotrol word ralizd from th DPIM. 150 100 50 0-50 0 5 10 15-100 -150 (simulatd) (Thoritical) Fig. 3(b): Variatio of with for positiv ad gativ rsistor. 7

Digitally Programmabl Groudd Impdac Multiplir Also, by varyig th digital cotrol word () th rsistac is cotrolld ad th rsults obtaid ar show i Figur 3b. Th Figur 3 clarly xhibits th rsposs i clos coformity with th dsig. V. COCLUSIO A digitally programmabl impdac multiplir usig CCII is prstd. This impdac multiplir ralizsdigitally cotrolld positiv as wll as gativ groudd rsistor, capacitor, ad iductor. Th tchiqu usd is simpl vrsatil as wll as compatibl i cotmporary IC tchologis. It is to b otd that th digitally programmabl circuit paramtrs i all th ralizatios ar rcofigurabl. Th rsolutio of th digital cotrol ca b improvd by usig largr umbr of bits i th digital cotrol modul. Th ralizd circuit was dsigd ad simulatd for usig PSPICE. Th rsults thus obtaid vrify th thory. EFEECES [1]. B. Wilso, (199). Tutorial rviw: Trds i currt covyors ad currt mod amplifir dsig. It. J. Elctroics, 73(3), 573-583. []. J. A. Svobodo, (1994). Trasfr fuctio sythss usig currt covyors. Itratioal Joural of Elctroics, 76, 611-614. [3]. I. A. Kha ad Mahshwari, (000). Simpl first ordr all pass sctio sigl CCII. Itratioal Joural of Elctroics, Vol. 87, o. 3, pp. 303-306. [4]. H. Alzahr, (006). CMOS digitally programmabl iductac, ICM 06, Saudi Arabia. [5]. S. M. Al-Shahrai, ad M. Al-Gahtai, (006). A w poly-phas currt-mod filtr usig digitally programmabl currt-cotrolld currt-covyor, ICM - 06, Saudi Arabia. [6]. I. A. Kha, M.. Kha ad. Afzal, (006). Digitally programmabl multifuctioal currt mod filtr usig CCIIs. Joural of Activ ad Passiv Dvics. Vol. 1, pp. 13-0. [7]. V. Lakshmiarayaa, (1997). Frqucy programmabl aalogu basd pass filtr. Elctroics world, pp. 34-37. 8