7GHz, 1:2 CML FANOUT BUFFER/TRANSLATOR WITH INTERNAL I/O TERMINATION

Similar documents
4GHz, 1:4 LVPECL FANOUT BUFFER/ TRANSLATOR WITH INTERNAL TERMINATION

5GHz, 1:2 LVPECL FANOUT BUFFER/TRANSLATOR WITH INTERNAL INPUT TERMINATION

5.5GHz 1:4 FANOUT BUFFER/ TRANSLATOR w/400mv LVPECL OUTPUTS AND INTERNAL INPUT TERMINATION. Precision Edge SY58022U FEATURES DESCRIPTION APPLICATIONS

6GHz, 1:6 CML FANOUT BUFFER WITH 2:1 MUX INPUT AND INTERNAL I/O TERMINATION

AND INTERNAL TERMINATION

NOT RECOMMENDED FOR NEW DESIGNS

ULTRA-PRECISION DIFFERENTIAL CML LINE DRIVER/RECEIVER WITH INTERNAL TERMINATION

ULTRA PRECISION DIFFERENTIAL CML 4:1 MUX WITH 1:2 FANOUT AND INTERNAL I/O TERMINATION

ULTRA-PRECISION DIFFERENTIAL 800mV LVPECL LINE DRIVER/RECEIVER WITH INTERNAL TERMINATION

SY89854U. General Description. Features. Typical Applications. Applications

ULTRA-PRECISION DIFFERENTIAL CML 2:1 MUX with INTERNAL I/O TERMINATION

ULTRA PRECISION DIFFERENTIAL LVPECL 4:1 MUX with 1:2 FANOUT and INTERNAL TERMINATION

ULTRA-PRECISION DIFFERENTIAL LVPECL 2:1 MUX with INTERNAL TERMINATION

ULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 CML FANOUT BUFFER

Features. Applications. Markets

Features. Applications. Markets

ULTRA PRECISION DUAL 2:1 LVPECL MUX WITH INTERNAL TERMINATION

NOT RECOMMENDED FOR NEW DESIGNS. Features. Applications. Markets

SY56216R. General Description. Features. Applications. Functional Block Diagram. Markets

Features. Applications. Markets

ULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 400mV LVPECL FANOUT BUFFER

SY58608U. General Description. Features. Functional Block Diagram

Precision Edge SY89876L DESCRIPTION FEATURES TYPICAL PERFORMANCE APPLICATIONS FUNCTIONAL BLOCK DIAGRAM

Features. Applications. Markets

Features. Applications. Markets

ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION

Features. Applications

ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION

SY89850U. General Description. Features. Typical Application. Applications. Markets

Features. Applications. Markets

Features. Applications

SY89871U. General Description. Features. Typical Performance. Applications

Features. Applications

Features. Applications

Features. Applications. Markets

NOT RECOMMENDED FOR NEW DESIGNS. 3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER

Features. Applications. Markets

Features. Applications. Markets

SY89540U. General Description. Features. Typical Performance. Applications. Precision Low Jitter 4x4 LVDS Crosspoint Switch with Internal Termination

Features. Applications. Markets

SY89540U. General Description. Features. Typical Performance. Applications. Precision Low Jitter 4x4 LVDS Crosspoint Switch with Internal Termination

3.3V DIFFERENTIAL LVPECL/CML/LVDS-to-LVTTL TRANSLATOR

Features. Truth Table (1)

SY89847U. General Description. Functional Block Diagram. Applications. Markets

Features. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

PRECISION 1:8 LVPECL FANOUT BUFFER WITH 2:1 RUNT PULSE ELIMINATOR INPUT MUX

SY58016L. Features. General Description. Applications. Package/Ordering Information. Pin Description

SY89838U. General Description. Features. Applications. Markets. Precision 1:8 LVDS Clock Fanout Buffer with 2:1 Runt Pulse Eliminator Input MUX

Features. Applications. Markets

Features. Applications. Markets

Features. Applications. Markets

SY89297U. General Description. Features. Applications. Markets. 2.5/3.3V, 3.2Gbps Precision CML Dual-Channel Programmable Delay

SY89841U. General Description. Features. Applications. Markets. Precision LVDS Runt Pulse Eliminator 2:1 Multiplexer

3.3V/5V DUAL LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR

3.3V/5V 800MHz LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR

Features. Applications

SY58051U. General Description. Features. Typical Application. Applications

SY55859L. General Description. Features. Applications. 3.3V, 3.2Gbps Dual 2X2 Crosspoint Switch

3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER

SY58626L. General Description. Features. Applications

3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX

3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER

3.3V, 1.5GHz 1/ 2 DIFFERENTIAL LVECL/LVPECL PROGRAMMABLE CLOCK GENERATOR AND 1:15 FANOUT BUFFER

Features. Applications

SY10EP33V/SY100EP33V. General Description. Features. Pin Configuration. Pin Description. 5V/3.3V, 4GHz, 4 PECL/LVPECL Divider.

SY88422L. General Description. Features. Applications. Typical Application. 4.25Gbps Laser Driver with Integrated Bias

SM General Description. ClockWorks. Features. Applications. Block Diagram

SM Features. General Description. Applications. Block Diagram. ClockWorks GbE (125MHz) Ultra-Low Jitter, LVPECL Frequency Synthesizer

SM Features. General Description. Applications. Block Diagram

SM Features. General Description. Applications. Block Diagram. ClockWorks PCI-e Quad 100MHz Ultra-Low Jitter, HCSL Frequency Synthesizer

SY84403BL. General Description. Features. Applications. Typical Performance. Markets

SM ClockWorks 10-Gigabit Ethernet, MHz, Ultra-Low Jitter LVPECL Clock Frequency Synthesizer. General Description.

5V/3.3V 2.5Gbps LASER DIODE DRIVER

SY88149HAL. Features. General Description. Applications. Markets. 1.25Gbps Burst-Mode Limiting Amplifier with Ultra-Fast Signal Assert Timing

SY88953L. 3.3V 10.7Gbps CML LIMITING POST AMPLIFIER W/ TTL SD AND /SD SY88953L DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATIONS CIRCUIT

2.5/3.3V 1:22 HIGH-PERFORMANCE, LOW-VOLTAGE PECL BUS CLOCK DRIVER & TRANSLATOR w/ INTERNAL TERMINATION

SY88992L. Features. General Description. Applications. Markets. Typical Application. 3.3V, 4.25Gbps VCSEL Driver

Features. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

D LATCH. SuperLite SY55853U FEATURES DESCRIPTION FUNCTIONAL BLOCK DIAGRAM APPLICATIONS

D FLIP-FLOP. SuperLite SY55852U FEATURES DESCRIPTION FUNCTIONAL BLOCK DIAGRAM APPLICATIONS

Features. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Features. Applications. Markets

SY88982L. Features. General Description. Applications. Markets. Typical Application

SY88149HL. Features. General Description. Applications. Markets. 3.3V 1.25Gbps Burst-Mode Limiting Amplifier with Ultra-Fast Signal Assert Timing

NOT RECOMMENDED FOR NEW DESIGNS

5V/3.3V D FLIP-FLOP WITH RESET AND DIFFERENTIAL CLOCK

Features. Applications

NOT RECOMMENDED FOR NEW DESIGNS 5V/3.3V DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP

5V/3.3V 622Mbps LASER DIODE DRIVER WITH OUTPUT ENABLE

5V/3.3V 4-INPUT OR/NOR

5V/3.3V DIFFERENTIAL 2-INPUT XOR/XNOR

5V/3.3V 155Mbps LASER DIODE DRIVER WITH OUTPUT ENABLE

5V/3.3V, 3GHz PECL/LVPECL D FLIP-FLOP WITH SET AND RESET

SY84782U. General Description. Features. Typical Application. Low Power 2.5V 1.25Gbps FP/DFB Laser Diode Driver

Features. Applications. Markets

5V/3.3V QUAD DIFFERENTIAL RECEIVER

NOT RECOMMENDED FOR NEW DESIGNS

5V 155Mbps LASER DIODE DRIVER WITH OUTPUT ENABLE

Features. Applications. Markets

3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR

Transcription:

7GHz, 1:2 CML FANOUT BUFFER/TRANSLATOR WITH TERNAL I/O TERMATION Precision Edge FEATURES - Precision 1:2, 400mV CML fanout buffer - Low jitter performance: 49fs RMS phase jitter (typ) - Guaranteed AC performance over temperature/ voltage: > 7GHz f MAX clock < 60ps t r /t f times < 250ps t pd < 15ps max. skew - Accepts an input signal as low as 100mV - Unique input termination and V T pin accepts DCcoupled and AC-coupled differential inputs: LVPECL, LVDS, and CML - 50ohms source terminated CML outputs - Power supply 2.5V ±5% and 3.3V ±10% - Industrial temperature range: 40 C to +85 C - Available in 16-pin (3mm 3mm) QFN package United States Patent No. RE44,134 APPLICATIONS - All SONET and GigE clock distribution - Fibre Channel clock and data distribution - Backplanes - Data distribution: OC-48, OC-48+FEC, XAUI - High-end, low skew, multiprocessor synchronous clock distribution DESCRIPTION The is a 2.5V/3.3V precision, high-speed, fully differential 1:2 CML fanout buffer. Optimized to provide two identical output copies with less than 15ps of skew and only 49fs RMS phase jitter, the can process clock signals as fast as 7GHz or data patterns up to 10.7Gbps. The differential input includes Micrel s unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS, or CML differential signals, (AC-coupled or DC-coupled) as small as 100mV without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an on-board output reference voltage (V REF -AC) is provided to bias the V T pin. The outputs are compatible with 400mV typical swing into 50ohms loads, with extremely fast rise/fall times guaranteed to be less than 60ps. The operates from a 2.5V ±5% supply or 3.3V ±10% supply and is guaranteed over the full industrial temperature range ( 40 C to +85 C). For applications that require LVPECL outputs, consider the SY58012U or SY58013U 1:2 fanout buffer with 800mV and 400mV output swing, respectively. The is part of Micrel s highspeed, Precision Edge product line. Datasheets and support documentation can be found on Micrel s web site at www.micrel.com. TYPICAL PERFORMANCE Precision Edge FUNCTIONAL BLOCK DIAGRAM = 2.5V 2GHz Output 50Ω V T 50Ω V REF -AC Q0 /Q0 Q1 /Q1 Output Swing (100mV/div.) TIME (70ps/div.) 2GHz with 100mV Input Precision Edge is a registered trademark of Micrel, Inc. 1 Rev.: G Amendment: /0 Issue Date: November 2011

PACKAGE/ORDERG FORMATION VCC VCC 16 15 14 13 VT VREF-AC 1 2 3 4 12 11 10 9 5 6 7 8 VCC VCC 16-Pin QFN (QFN-16) Q0 /Q0 /Q1 Q1 Ordering Information (1) Package Operating Package Part Number Type Range Marking MG (3) QFN-16 Industrial 011U with Pb-Free Pb-Free bar-line indicator MGTR (2, 3) QFN-16 Industrial 011U with Pb-Free Pb-Free bar-line indicator Notes: 1. Contact factory for die availability. Dice are guaranteed at T A = 25 C, DC electricals only. All devices are Pb-Free. 2. Tape and Reel. 3. Pb-Free package recommended for new designs. P DESCRIPTION Pin Number Pin Name Pin Function 1, 4, Differential Input: This input pair is the signal to be buffered. Each pin of this pair internally terminates with 50ohms to the V T pin. Note that this input will default to an indeterminate state if left open. See Input Interface Applications section. 2 VT Input Termination Center-Tap: Each input terminates to this pin. The V T pin provides a center-tap for each input (, ) to a termination network for maximum interface flexibility. See Input Interface Applications section. 3 VREF-AC Reference Output Voltage: This output biases to 1.2V. It is used when AC-coupling the inputs (, ). Connect V REF -AC directly to the V T pin. Bypass with 0.01μF low ESR capacitor to. Maximum current source or sink is 0.5mA. See Input Interface Applica tions section. 5, 8, 13, 16 VCC Positive Power Supply: Bypass with 0.1μF//0.01μF low ESR capacitors as close to the pins as possible. 6, 7, 14, 15, Ground. Exposed pad must be connected to a ground plane that is the same potential (Exposed Pad) as the ground pin. 12, 11 Q0, /Q0, CML Differential Output Pairs: Differential buffered output copy of the input signal. The 9, 10 Q1, /Q1 output swing is typically 400mV. Unused output pairs may be left floating with no impact on jitter. See CML Output Termination section. 2

Absolute Maximum Ratings (Note 1) Power Supply Voltage ( )... 0.5V to +4.0V Input Voltage (V )... 0.5V to CML Output Voltage (V OUT )... 1.0V to +0.5V Current (V T ) Source or sink current on V T pin... ±100mA Input Current Source or sink current on,... ±50mA Current (V REF ) Source or sink current on V REF -AC, Note 4... ±1.5mA Lead Temperature Soldering, (20 seconds)... 260 C Storage Temperature Range (T STORE )... 65 C to +150 C Operating Ratings (Note 2) Supply Voltage ( )...+2.375V to +3.60V Operating Temperature Range (T A )... 40 C to +85 C Package Thermal Resistance, Note 3 QFN (θ JA ) Still-Air... 60 C/W 500lfpm... 54 C/W QFN (ψ JB )... 33 C/W DC ELECTRICAL CHARACTERISTICS (Note 5) T A = 40 C to +85 C Symbol Parameter Condition Min Typ Max Units Power Supply Voltage 2.375 3.60 V I CC Power Supply Current Max., no load 75 95 ma V IH Input HIGH Voltage,, Note 6 1.6 V V IL Input LOW Voltage, 0 V IH 0.1 V V Input Voltage Swing see Figure 1a. 0.1 1.7 V V DIFF_ Differential Input Voltage Swing see Figure 1b. 0.2 V R Into V T Resistance 40 50 60 ý V REF -AC Output Reference Voltage 1.3 1.2 1.1 V to V T 1.28 V CML DC ELECTRICAL CHARACTERISTICS (Note 5) = 3.3V ±10% or 2.5V ±5%; T A = 40 C to +85 C; R L = 100ý across each output pair, or equivalent, unless otherwise stated. Symbol Parameter Condition Min Typ Max Units V OH Output HIGH Voltage Q0, /Q0, Q1, /Q1 0.020 0.010 V V OUT Output Voltage Swing Q0, /Q0, Q1, /Q1; see Figure 1a. 325 400 mv V DIFF_OUT Differential Output Voltage Swing Q0, /Q0, Q1, /Q1; see Figure 1b. 650 800 mv R OUT Output Source Impedance Q0, /Q0, Q1, /Q1 40 50 60 ohms Notes: 1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability. 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings. 3. Thermal performance assumes exposed pad is soldered (or equivalent) to the device s most negative potential (gnd) on the pcb. 4. Due to the limited drive capability, use for input of the same package only. 5. The circuit is designed to meet the dc specifications shown in the above table after thermal equilibrium has been established. 6. V IH (min) not lower than 1.2V. 3

AC ELECTRICAL CHARACTERISTICS (Note 7) = 2.5V ±5% or 3.3V ±10%; T A = 40 C to +85 C; R L = 100ohms across each output pair, or equivalent, unless otherwise stated. Symbol Parameter Condition Min Typ Max Units f MAX Maximum Operating Frequency NRZ Data 10.7 Gbps V OUT > 200mV Clock 7 8 GHz t pd Propagation Delay V > 100mV 100 170 250 ps t CHAN Channel-to-Channel Skew Note 8 3 15 ps t SKEW Part-to-Part Skew Note 9 100 ps t JITTER RMS Phase Jitter Output = 622MHz 49 fs RMS Integration Range: 12kHz - 20MHz t r, t f Output Rise/Fall Time 20% to 80% at full output swing 20 40 60 ps Notes: 7. High frequency AC electricals are guaranteed by design and characterization. 8. Skew is measured between outputs of the same bank under identical transitions. 9. Skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs. PHASE NOISE RMS Phase Jitter (Random) 12kHz to 20MHz = 49fs (Typical) NOISE POWER (dbc/hz) OFFSET FREQUENCY (Hz) Phase Noise Plot: 622MHz @ 3.3V 4

TIMG DIAGRAM /Q Q t pd SGLE-ENDED AND DIFFERENTIAL SWGS V, V OUT (Typ. 400mV) V DIFF_, V DIFF_OUT (Typ. 800mV) Figure 1a. Single-Ended Voltage Swing Figure 1b. Differential Voltage Swing 5

TYPICAL OPERATG CHARACTERISTICS = 3.3V, = 0, V = 100mV, T A = 25 C, unless otherwise stated. AMPLITUDE (mv) Frequency vs. Amplitude 500 450 400 350 300 250 200 150 100 50 0 0 2000 4000 6000 8000 10000 12000 FREQUENCY (MHz) WITH-DEVICE SKEW (ps) Within-Device Skew vs. Temperature 10 9 8 7 6 5 4 3 2 1 0-40 -20 0 20 40 60 80 100 TEMPERATURE ( C) PROPAGATION DELAY (ps) 162 160 158 156 154 152 Propagation Delay vs. Input Voltage Swing 150 0 200 400 600 800 1000 PUT VOLTAGE SWG (V) PROPAGATION DELAY (ps) 185 180 175 170 165 160 155 150 145 140 135 130 125 Propagation Delay vs. Temperature V 200mV -40-20 0 20 40 60 80 100 TEMPERATURE ( C) 6

FUNCTIONAL CHARACTERISTICS = 2.5V, = 0, V = 100mV, T A = 25 C, unless otherwise stated. 200MHz Output 2GHz Output = 2.5V Output Swing (100mV/div.) TIME (70ps/div.) 7GHz Output Output Swing (100mV/div.) Output Swing (100mV/div.) TIME (600ps/div.) TIME (20ps/div.) 7

PUT STAGE V T Figure 2. Simplified Differential Input Buffer PUT TERFACE APPLICATIONS CML NC NC VT V REF -AC Figure 3a. DC-Coupled CML Input Interface (option: may connect V T to ) CML 0.01mF VT 5;#&7 V REF -AC Figure 3b. AC-Coupled CML Input Interface 0.01μF LVPECL R pd NC V T V REF -AC Note: For = 2.5V systems, R pd = 19Ω. For = 3.3V systems, R pd = 50Ω. Figure 3c. LVPECL Input Interface LVPECL R pd R pd 5;#&7 VT LVDS V REF -AC 5;#&7 0.01mF Note: R pd = 100W for a 3.3V system R pd =50Wfor a 2.5V system NC NC VT V REF -AC Figure 3d. AC-Coupled LVPECL Input Interface Figure 3e. LVDS Input Interface 8

CML OUTPUT TERMATION Figure 4 and Figure 5 illustrates how to terminate a CML output using both the AC-coupled and DC-coupled configuration. All outputs of the SY58011 are 50ohms with a 16mA current source. Q Z O= Q /Q 1009 /Q Z O= 16mA 16mA DC-bias per application Figure 4. CML DC-Coupled Termination Figure 5. CML AC-Coupled Termination RELATED MICREL PRODUCTS AND SUPPORT DOCUMENTATION Part Number Function Data Sheet Link 7GHz, 1:2 CML Fanout Buffer/Translator with http://www.micrel.com/product-info/products/sy58011u.shtml Internal I/O Termination SY58012U 5GHz, 1:2 LVPECL Fanout Buffer/Translator with http://www.micrel.com/product-info/products/sy58012u.shtml Internal Input Termination SY58013U 6GHz, 1:2 Fanout Buffer/Translator with 400mV http://www.micrel.com/product-info/products/sy58013u.shtml LVPECL Outputs and Internal Input Termination 16-MLF Manufacturing Guidelines www.amkor.com/products/notes_papers/mlf_appnote_0902.pdf Exposed Pad Application Note HBW Solutions http://www.micrel.com/product-info/as/solutions.shtml 9

16-P QFN (QFN-16) Package EP- Exposed Pad Die CompSide Island Heat Dissipation Heat Dissipation Heavy Copper Plane V EE Heavy Copper Plane V EE PCB Thermal Consideration for 16-Pin QFN Package (Always solder, or equivalent, the exposed pad to the PCB) Package Notes: 1. Package meets Level 2 qualification. 2. All parts are dry-packaged before shipment. 3. Exposed pads must be soldered to a ground for proper thermal management. MICREL, C. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel s terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser s use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. 2005 Micrel, Incorporated. 10