JOURNAL OF INFORMATION, KNOWLEDGE AND RESEARCH IN COMMUNICATION ENGINEERING

Similar documents
Designing an LNA for a CDMA front end

Simulation Study of Broadband LNA for Software Radio Application.

Low Power RF Transceivers

Design Challenges and Performance Parameters of Low Noise Amplifier

A Novel Design of 1.5 GHz Low-Noise RF Amplifiers in L-BAND for Orthogonal Frequency Division Multiplexing

SINGLE & DOUBLE STUB MATCHING TECHNIQUES

EE 3060: Special Projects Research and Development of a Radiofrequency Amplifier Darren Moran Instructor: Mr John Scalzo

Simulation of GaAs phemt Ultra-Wideband Low Noise Amplifier using Cascaded, Balanced and Feedback Amplifier Techniques

915 MHz Power Amplifier. EE172 Final Project. Michael Bella

Design of Low Noise Amplifier Using Feedback and Balanced Technique for WLAN Application

EE4101E: RF Communications. Low Noise Amplifier Design Using ADS (Report)

Case Study Amp1: Block diagram of an RF amplifier including biasing networks. Design Specifications. Case Study: Amp1

ECEN 5014, Spring 2009 Special Topics: Active Microwave Circuits Zoya Popovic, University of Colorado, Boulder

High Frequency Amplifiers

UHF SiGe HBT AMPLIFIER: PARAMETERS AND NOISE CHARACTERISTICS

FACULTY OF ENGINEERING

Microwave Circuits and Devices Laboratory no. 3. Low noise transistor amplifier

The Design of E-band MMIC Amplifiers

Design of Low Noise Amplifier for Wimax Application

Dedication. This project is for Evelyn, whose love and encouragements keeps me going just fine.

Microwave Circuit Analysis and Amplifier Design

Faculty Of Electronic And Computer Engineering Universiti Teknikal Malaysia Melaka. Melaka, Malaysia

Analysis of Different Matching Techniques for Microwave Amplifiers

RF circuits design Grzegorz Beziuk. RF Amplifier design. References

T he noise figure of a

Design of Dual-Band LNA for Mobile Radio ETI041 Radio Project 2011

Application Note 5057

Microwave Circuit Design and Measurements Lab. MATCHING NETWORK DESIGN AND CIRCUIT LAYOUT Lab #8

1 of 7 12/20/ :04 PM

Study and design of wide band low noise amplifier operating at C band

A 5 GHz LNA Design Using Neural Smith Chart

A Low Noise Amplifier with HF Selectivity

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

Wide-Band Two-Stage GaAs LNA for Radio Astronomy

Wideband Low Noise Amplifier Design at L band for Satellite Receiver

Design of Wideband Low Noise Amplifier using Negative Feedback Topology for Motorola Application

Performance Analysis of Unilateral & Bilateral Methods of Microwave Amplifier Based On S- Parameters

Low noise amplifier, principles

QUESTION BANK SUB. NAME: RF & MICROWAVE ENGINEERING SUB. CODE: EC 2403 BRANCH/YEAR/: ECE/IV UNIT 1 TWO PORT RF NETWORKS- CIRCUIT REPRESENTATION

Application Note A008

This article describes the design of a multiband,

SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF TCE COURSE PLAN. Tech Park 13 th floor

Design and Performance Analysis of 1.8 GHz Low Noise Amplifier for Wireless Receiver Application

Available online at ScienceDirect. The 4th International Conference on Electrical Engineering and Informatics (ICEEI 2013)

Γ L = Γ S =

Lecture 8. Summary of Amplifier Design Methods Specific G T and F. Transistor Biasing. Lecture 8 RF Amplifier Design

CALIFORNIA STATE UNIVERSITY NORTHRIDGE. DESIGN OF A THREE STAGE MICROWAVE LOW NOISE AMPLIFIER AT 16 GHz. For the degree of Master of Science

UHF Amplifier Design Using Data Sheet Design Curves

The Design & Simulation of LNA for GHz Using AWR Microwave Office

Application Note 1285

Microwave Devices and Circuit Design

Application Note 5379

Application Note 1299

Chapter.8: Oscillators

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS

Low Noise Amplier 2.45 GHz

Main Sources of Electronic Noise

California Eastern Laboratories

High Intercept Low Noise Amplifier for 1.9 GHz PCS and 2.1 GHz W-CDMA Applications using the ATF Enhancement Mode PHEMT

Application Note No. 149

Chapter 2 CMOS at Millimeter Wave Frequencies

CMOS LNA Design for Ultra Wide Band - Review

Lecture 8. RF Amplifier Design. Johan Wernehag Electrical and Information Technology. Johan Wernehag, EIT

Dual-band LNA Design for Wireless LAN Applications. 2.4 GHz LNA 5 GHz LNA Min Typ Max Min Typ Max

Dr.-Ing. Ulrich L. Rohde

RF Solid State Driver for Argonne Light Source

Designing Low Noise Amplifiers for PCS Application

CMOS Design of Wideband Inductor-Less LNA

High Gain Cascaded Low Noise Amplifier Using T Matching Network

Low Noise Amplifier for 3.5 GHz using the Avago ATF Low Noise PHEMT. Application Note 1271

A New Topology of Load Network for Class F RF Power Amplifiers

Practical RF Circuit Design for Modern Wireless Systems

Wide-Band Low Noise Amplifier for LTE Applications

A 400, 900, and 1800 MHz Buffer/Driver Amplifier using the HBFP-0450 Silicon Bipolar Transistor

UNDERSTANDING NOISE PARAMETER MEASUREMENTS (AN )

Performance of Low Noise Amplifier With Different Matching Techniques for GPS Application

Design a Broadband Low Noise Amplifier for Software Radio Receiver Application

Using the ATF in Low Noise Amplifier Applications in the UHF through 1.7 GHz Frequency Range. Application Note 1076

Original Procedure by University of South Florida, Modified by Baylor University.

Two Stage Amplifier. Semester Project

RFIC DESIGN EXAMPLE: MIXER

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

Designing and Application of -type Miniaturized Lumped Equalizer

Microwave Oscillator Design. Application Note A008

Single Stage RF Amplifier with High Gain for 2.4GHz Receiver Front-Ends

Experiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

Wideband highly linear gain

Lecture 34 Amplifier Stability.

Application Note No. 158

ATF-531P8 E-pHEMT GaAs FET Low Noise Amplifier Design for 800 and 900 MHz Applications. Application Note 1371

The Design of A 125W L-Band GaN Power Amplifier

Microwave and RF Engineering

Low-Noise Amplifiers

Applied Electromagnetics Final Project

Compact Wideband Quadrature Hybrid based on Microstrip Technique

What is a matching network?

Case Study Amp2: Wideband Amplifier Design. Case Study: Amp2 Wideband Amplifier Design Using the Negative Image Model.

The Design of 2.4GHz Bipolar Oscillator by Using the Method of Negative Resistance Cheng Sin Hang Tony Sept. 14, 2001

CHAPTER - 3 PIN DIODE RF ATTENUATORS

Transcription:

COMPLEXITY IN DEIGNING OF LOW NOIE AMPLIFIER Ms.PURVI ZAVERI. Asst. Professor Department Of E & C Engineering, Babariya College Of Engineering And Technology,Varnama -Baroda,Gujarat purvizaveri@yahoo.co.uk ABTRACT: Amplifiers play a critical role in a Communication ystem. They are used to increase the voltage, current, and/or power of a signal, in both transmitters and receivers. LNA is used at the front end of the receivers. Important properties of amplifiers include gain, input and output impedances measured using - parameters, noise figure, stability, bias networks, interface with other circuits (ports). When designing a linear narrow band amplifier, the goal is to produce a design that is well matched at the design frequency and has a good gain and low noise at that frequency. The -parameters are a function of bias condition, so the result using a set of -parameters are only valid at the bias conditions at which the -parameters were measured or simulated. In this Paper, using bilateral approach LNA is designed using RF transistor BFP 540 (product of Infineon Technology). The BFP 540 gives maximum gain with moderate noise figure by keeping VWR in as constant whereas, plot of VWR (input/output) variations are observed separately. Keywords Low noise amplifier, tability, Matching Networks, Noise Figure, VWR, Bilateral Design, DC bias Network. I: INTRODUCTION In Communication ystem LNA (low noise amplifier) provides first level of amplification of the signal received at the system s antenna. It plays an undisputed important role in the receiver design. Its main function is to amplify extremely low signals without adding noise, thus preserving required signal to noise ratio of the extremely low power levels and for large signal levels, it amplifies the received signal without introducing any distortions, hence eliminating channel interference. The most important design considerations in a LNA design are stability, power gain, bandwidth, noise figure, VWR and DC requirement. II: KEY FEATURE FOR LNA DEIGN 1. election of a proper transistor by examining datasheets. 2. Checking the conditional stability of transistor. 3. Biasing is selected depending on the application like low power, low noise, high power,linearity, etc. 4. Different techniques are applied to optimize different parameters. Two parameters cannot be optimized simultaneously. 5. Matching circuits that provide optimum performance in a microwave amplifier can be easily and quickly designed using a mith Chart. Lumped components are replaced with distributed transmission lines. 6. In the design of a LNA, the transistor should have minimum intrinsic noise. Noise sources present in a transistor should be properly modeled. III: CONIDERABLE COMPLEXITY IN LNA DEIGN LNA design presents a considerable complexity because of its simultaneous requirement for high gain, low noise figure, good input and output matching and unconditional stability at the lowest possible current draw from the amplifier. All these parameters are interdependent and do not always work in each other s favour. Carefully selecting a transistor and understanding parameter limitations can meet most of these conditions. Low noise figure and good input match can be obtained using feedback arrangements. Unconditional stability will always require a certain gain reduction because of either shunt or series resistive loading of the collector. There is a major limitation to observe variations in VWR parameters. It is not possible to plot input and output VWR circles simultaneously. A Plot of (Input / Output) VWR shows that one of the network is matched properly and it is considered as reference to observe variation in the other side of the network. IV: TABILITY CONIDERATION The stability of an amplifier, or its resistance to oscillate, is a very important consideration in a design and can be determined from the parameters, the matching networks, and the terminations. Instabilities are primarily caused by three phenomena (1) Internal feedback of the transistor, (2) External feedback around the transistor caused by external circuit, or (3) Excess of gain at frequencies outside the band of operation. To determine the stability of a device, calculate the Rollett s stability factor (K) using a set of -parameters given for the device at the frequency of operation. K and give us an indication to whether a device is likely to oscillate or not or whether it is conditionally/unconditionally stable. IN: 0975 6779 NOV 12 TO OCT 13 VOLUME 02, IUE - 02 Page 444

The parameter must satisfy K > 1 and < 1 for a transistor to be unconditionally stable. In terms of reflection coefficients, the conditions for unconditional stability at a given frequency are Γ L <1, Γ = 11 22-12 21 Γ 11 L Γ in = < 1 1 22ΓL Γ 22 Γ out = < 1 1 11Γ 2 2 2 1 11 22 + k = > 1 2 12 21 The unconditionally stable conditions can be represented graphically also. The graphical analysis is especially useful in the analysis of potentially unstable transistors. The active device would be showing unconditional stability, as there is no intersection of the stability circles on the mith Chart as shown in figure 1. Thus, the device will be stable for all possible matches on the input or output of the active device. Figure 2 shows the second case where 11 or 22 > 1 the origin is the part of the unstable region. When 11 or 22 <1, the origin is part of Figure 1 tability Circles for Unconditional tability Figure 1 Area of tability for Conditional tability V: DEIGN OF THE INPUT AND OUTPUT MATCHING ECTION 1. Input matching network: It minimizes the noise influence. It is employed to match the input of the transistor to the source to provide a noise figure F as close to F min as possible over the amplifier band width. 2. Output matching network: It maximizes power handling capabilities. It is required to match the output of transistor to the load to provide the highest possible gain. There are two ways to obtain desired gain (1) Unilateral case (2) Bilateral case. Unilateral Case: To obtain a desired gain performance, the influence of the transistor s feedback is neglected. ( 12 0 ) Bilateral Case ( 12 0): For practical application, in bilateral design feedback effect is considered to overcome the error introduced in unilateral design where feedback is not considered. ( 12 0 ) Thus, the purpose of a matching network can be defined as a transformation to convert given impedance value to another more suitable value. Figure 3 illustrates a typical situation in which a transistor, in order to deliver maximum power to the Z o = 50 Ω load, must have the terminations Z and Z L. Figure 2 Block diagram of Microwave Amplifier The network with strip lines and stub sections are more suitable for operational frequencies exceeding 1 GHz. With increasing frequency and corresponding reduced wavelength, the influence of parasitic in the discrete elements becomes more noticeable and taking their effect complicating the component value computations. As an alternative to lumped elements, distributed components are widely used when the wavelength becomes sufficiently small compared with the characteristic circuit component length. Even, it is easy to fabricate in micro strip or strip line form with a microwave fabrication aspect, since lumped elements are not required. To minimize the size of the circuit board, try to employ the shortest possible transmission line segments. Particularly, in this paper for designing matching network, single stub in shunt form, balanced stub and impedance transforming properties of transmission lines are used. The shunt component can be open/short-circuit stub lines depending on the impedance requirements. The single stub in shunt form is shown in figure 4.The impedance matching networks can be designed either mathematically or graphically with the aid of mith Chart. Here, graphical approach of ZY mith Chart is used in the design of matching networks. Figure 3 ingle tub Matching Network IN: 0975 6779 NOV 12 TO OCT 13 VOLUME 02, IUE - 02 Page 445

Zin T2 Length in λ T1 Length in λ TL1 Length in λ Figure 4 Balanced tub Matching Network In practical realizations single sided unbalanced stubs are replaced by the balanced stub along the series transmission line (TL1) to minimize transition interaction between the shunt stubs and the series transmission lines as shown in figure 5.Two parallel shunt stubs T1 and T2 must provide the same admittance as the single stub. Therefore, the admittance of each side of the balanced stub must be equal to half of the total admittance. It is important to note that the length of the shunt stubs is not equal to the total length of the balanced stubs. Impedance transforming properties of transmission line uses micro strip lines with different characteristic impedances. A micro strip line can be used as a series transmission line, as an open circuited stub or as a short circuited stub. A series micro strip line together with a short-or open circuited shunt stub can transform a 50 Ω resistor into any value of impedance. Also, a quarter wave micro strip line can be used to change a 50 Ω resistor to any value of resistance. This line, together with a short-or open circuited shunt stub, can be used to transform 50 Ω to any value of impedance. VI: AMPLIFIER POWER GAIN RELATION There are three basic important parameters for calculations of power gain. They can be defined as transducer power gain, operating power gain and available power gain. They depend upon the source, load, input, output reflection co-efficient and - parameters. Bilateral design is considered as simultaneous conjugate match. When 12 0, and the unilateral assumption cannot be made. olving input and output reflection equations to obtain the simultaneous conjugate match. They are known as matched source and load reflection coefficients respectively, Γ M and Γ ML. The maximum transducer gain G T is given by ZL imilarly, Operating power gain G P can also be solved and it can be represented in circle equations to plot operating power gain circle. VII: NOIE FIGURE For RF amplifiers, the need for signal amplification at low noise level becomes an essential system requirement. As designing a low noise amplifier competes with factors as stability and gain. For instance, a minimum noise performance at maximum gain cannot be obtained. It is necessary to develop a method that allows us to display the influence of noise as part of the smith chart to conduct comparisons and observe trade-offs between gain and stability. The noise figure circle can be represented as 4R F = F + n opt min 2 Z o 1 1 + Γ opt Γ Γ 2 ( Γ ) In above equation the quantities F min (minimum noise figure), R n (noise resistance of the device), Γ opt (optimum source reflection coefficient) are known. Adjust Γ such that, Γ = Γ opt so that the lowest possible noise figure is achieved, F=F min. The above equation is in the form which on the right hand side suggests the form of a circle equation. It can be solved to plot the noise figure circles. In a design there is always a difference between the designed noise figure and the measured noise figure of the final amplifier. This occurs because of the loss associated with the matching elements and the transistor noise figure variations from unit to unit. VIII: VWR PARAMETER The amplifier has to stay below a specified VWR as measured at the input or output port of the amplifier. Typical values ranges between 1.5 VWR 2.5. The purpose of matching networks is to reduce the VWR at the transistor. The complication arises from the fact that the input VWR (VWR IMN ) is determined at the input matching network (IMN), which in turn is affected by the active device, and, through feedback, by the output matching network (OMN). Conversely, the output VWR (VWR OMN ) is determined by the OMN and, again through feedback, by the IMN. Figure 6 shows the block diagram for input and output VWR. 2 G (1 Γ ) (1 Γ ) 2 2 2 ML 21 M T,max = 2 (1 11Γ M )(1 22ΓML ) 2112Γ MLΓM Maximum gain is given by ( 1) G K K 21 2 T max = 12 Figure 5 Block diagram for Input and Output VWR VWR IMN 1+ ΓIMN 1+ Γ = VWROMN = 1 Γ 1 Γ IMN OMN OMN Above equations can be solved in form of circle equations to plot input/output VWR circles. Under IN: 0975 6779 NOV 12 TO OCT 13 VOLUME 02, IUE - 02 Page 446

bilateral matching the input and output reflection coefficients are the functions of source and load reflection coefficients (Γ, Γ L ).Therefore, the input and output VWR circles cannot be plotted simultaneously, but rather have to be considered one at a time in the iterative process of adjusting Γ and Γ L. IX: DC BIA NETWORK An important building block in any RF circuit is the active or passive dc biasing network. The purpose of a good dc biasing is to provide the appropriate quiescent point for the active devices under specified operating conditions and maintain a constant setting irrespective of transistor parameter variations and temperature fluctuations. The biasing not only sets the DC operating conditions but must also ensure isolation of the RF signal through the use of radio frequency chokes (RFC) and blocking capacitors. In this LNA design, the dc biasing network with a bypassed emitter resistor is employed. X: IMULATION REULT FOR BILATERAL DEIGN AND CONCLUION Data for the RF Transistor BFP 540(Infineon Technology) Operating Condition: V ce = 1 V, I c = 12 ma, f = 2.4 GHz, Gain=15.9 db r n = 0.10 Ω, F min =1.12, Γ OPT = 0.20 146 -Parameters: Plot of tability Circles, Operating Power Gain Circles for Maximum Gain, Noise Figure and VWR Circle as follows: Figure 6 tability Circles Figure 7 Operating Power Gain Circles 11 = 0.4933 166.3 12 = 0.0846 40.5 21 = 5.388 63.5 22 = 0.1980 126.5 tability, Gain and noise figure Results K G T Actual (db) NF( db) 1.122 0.5521 15.914 1.5161 VWR parameters Figure 9 NF=1.5 db and Max. Gain=15.9 db VWR in VWR out( min)/(max) 1.2 1/1.25 Calculation of Reflection Coefficients for simultaneous conjugate match for matching network Гms -0.5529-0.1140i y ms 3.2+1.0708i Гml 0.0319+0.1641i y ml 0.8903-0.3006i Figure 10 VWR IN = 1.2, NF=1.5 db, Max. Gain=15.9 db circle IN: 0975 6779 NOV 12 TO OCT 13 VOLUME 02, IUE - 02 Page 447

Figure 13 Amplifier chematic of BFP 540 (Balanced tub) Figure 11 Input and Output VWR plot (For VWR in =1.2, min VWR out = 1/max. VWR out =1.2) Circuit Realization and Draw backs: The dc biasing network with a bypassed emitter resistor is employed as shown in below figures. It provides the passive biasing to the RF BJT. The bypass capacitor C e is typically 0.01 µf disk capacitors. The RFC are typically made of 2 or 3 turns of No.36 enameled wire on 0.1 in. air core. The chip capacitors C A are coupling capacitors having typical values 200 to 1000 pf. The bypass capacitors C B are chip capacitors having typical values of 50 to 500 pf. The typical value of h FE is 100. The tability factors are i = 7.769, hfe = 9.23*10-6, VBE = -9.23.Matching networks are designed with the help of smith chart for maximum gain 15.9dB. MATLAB result shows that moderate noise figure can be obtained for maximum gain, but it is difficult to realize the VWR effect. VWR plot shows that by keeping one parameter constant, other parameter variations can be realized. Figure 14 Amplifier chematic of BFP 540 (ingle tub using different characteristic impedance) Figure 12 Amplifier chematic of BFP 540 (ingle tub) Figure 15 Amplifier chematic of BFP 540 (Balanced tub using different characteristic impedance) Conclusion: tability, gain, noise figure and VWR performances are obtained using MATLAB. The matching circuits are calculated using mith Chart. Three different networks are designed using single stub, balanced stub and impedance transforming properties of transmission lines. The DC bias circuit is designed with the help of voltage divider configuration. ome errors are likely to exist in the final implementation of the design resulting from parameter variations, stray capacitances and other random causes. REFERENCE [1] Mohd Zinol Abidin Abd Aziz, Low Noise Amplifier Circuit Design for 5 GHz to 6GHz, Proceedings of the 2004 IEEE-0-7803-8671-X/04/-RF and Microwave conference. IN: 0975 6779 NOV 12 TO OCT 13 VOLUME 02, IUE - 02 Page 448

[2] T.K.K. Tsang and M.N. El-Gamal, Gain and frequency controllable sub-1 V 5.8 GHz CMO LNA, IEEE International ymposium on,2002, vol.4, pp.iv- 795-798 in Circuits and ystems,. [3] Jurek Lucek and Robbin Damen, LNA design of CDMA front end, Philips emiconductors [4] Reinhold Ludwig and Pavel Bretchko, RF circuit design, Pearson Education-2000 [5] G. Gonzalez, Microwave Transistor Amplifiers, Prentice-Hall, 1984. [6] David M.Pozar, Microwave and RF design of wireless systems. [7] U.L. Rohde, D.P. Newkirk,RF/Microwave Circuit Design, John Wiley & ons, Inc- 2000 [8]. Mercer, An introduction to low-noise amplifier design, RF Design, July1998, pp.44-56 [9] Applied Microwave & Wireless Magazine (2005-2010) [10] RF Design Magazine (2008-2010) [11] www.infineon.com IN: 0975 6779 NOV 12 TO OCT 13 VOLUME 02, IUE - 02 Page 449