ICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA

Similar documents
ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET

LOW SKEW 1 TO 4 CLOCK BUFFER. Features

Features VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET

ICS GLITCH-FREE CLOCK MULITPLEXER. Features. Description. Block Diagram DATASHEET

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

MK74CB218 DUAL 1 TO 8 BUFFALO CLOCK DRIVER. Description. Features. Block Diagram DATASHEET. Family of IDT Parts

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

IDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

MK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET

ICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

Features VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

LOCO PLL CLOCK MULTIPLIER. Features

ICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET

ICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

LOCO PLL CLOCK MULTIPLIER. Features

ICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS Glitch-Free Clock Multiplexer

ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET

Features. Phase Detector, Charge Pump, and Loop Filter. External feedback can come from CLK or CLK/2 (see table on page 2)

MK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER. Description. Features. Block Diagram DATASHEET

MK VCXO AND SET-TOP CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

IDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS663 PLL BUILDING BLOCK

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

ICS PLL BUILDING BLOCK

Features VDD. PLL Clock Synthesis and Spread Spectrum Circuitry GND

Features. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2

ICS7151A-50 SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS501 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET

LOW PHASE NOISE CLOCK MULTIPLIER. Features

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

NETWORKING CLOCK SYNTHESIZER. Features

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

ICS HIGH PERFORMANCE VCXO. Features. Description. Block Diagram DATASHEET

MK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

ICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET

FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER. Features VDD PLL1 PLL2 GND

MK3727D LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

PCI-EXPRESS CLOCK SOURCE. Features

ICS663 PLL BUILDING BLOCK. Description. Features. Block Diagram DATASHEET

MK3711 LOW COST 8 TO 16 MHZ 3.3 VOLT VCXO. Features. Description. Block Diagram DATASHEET

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

ICS7152A SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram. Product Lineup DATASHEET

ICS276 TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

3.3 VOLT FRAME RATE COMMUNICATIONS PLL MK1574. Features. Description. Block Diagram DATASHEET

MK5811C LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS CLOCK MULTIPLIER AND JITTER ATTENUATOR. Description. Features. Block Diagram DATASHEET

MK3721 LOW COST 16.2 TO 28 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET. MK3721D is recommended for new designs.

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS Low Skew Fan Out Buffers. Integrated Circuit Systems, Inc. General Description. Pin Configuration. Block Diagram. 28-Pin SSOP & TSSOP

3.3 VOLT COMMUNICATIONS CLOCK PLL MK Description. Features. Block Diagram DATASHEET

ICS507-01/02 PECL Clock Synthesizer

MK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

ICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration.

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment

CLOCK DISTRIBUTION CIRCUIT. Features

MK AMD GEODE GX2 CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description

ICS Low Skew PCI / PCI-X Buffer. General Description. Block Diagram. Pin Configuration. Pin Descriptions OE CLK0

ICS High Performance Communication Buffer. Integrated Circuit Systems, Inc. General Description. Block Diagram.

Features. 1 CE Input Pullup

Addr FS2:0. Addr FS2:0

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz

ICS83056I-01. General Description. Features. Block Diagram. Pin Assignment 6-BIT, 2:1, SINGLE-ENDED LVCMOS MULTIPLEXER ICS83056I-01

1:2 LVCMOS/LVTTL-to-LVCMOS/LVTTL Zero Delay Buffer for Audio

74ABT244 Octal Buffer/Line Driver with 3-STATE Outputs

Low-Power, 1.62V to 3.63V, 1MHz to 150MHz, 1:3 Fanout Buffer IC CLK2 VDD CLK0 SOT23-6L

FemtoClock Crystal-to-LVDS Clock Generator

FEATURES 2:1 single-ended multiplexer Q nominal output impedance: 15Ω (V DDO BLOCK DIAGRAM PIN ASSIGNMENT 2:1, SINGLE-ENDED MULTIPLEXER ICS83052I

ICS9112A-16. Low Skew Output Buffer. General Description. Pin Configuration. Block Diagram. 8 pin SOIC, TSSOP

100LVELT22 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator

74ALVC Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs

PT7C4502 PLL Clock Multiplier

Low-Power, 1.62V to 3.63V, 1MHz To 150MHz, 1:2 Fanout Buffer IC OE CLK1. DFN-6L (2.0 x 1.3 x 0.6mm) FIN CLK1

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram

Features. Applications

74ABT245 Octal Bi-Directional Transceiver with 3-STATE Outputs

Low Power Hex ECL-to-TTL Translator

ICS Low EMI, Spread Modulating, Clock Generator. Integrated Circuit Systems, Inc. Pin Configuration. Functionality. Block Diagram FSIN_1 FSIN_0

3.3V Zero Delay Buffer

FIN V LVDS High Speed Differential Driver/Receiver

Storage Telecom Industrial Servers Backplane clock distribution

Transcription:

BUFFER Description The ICS552-02 is a low skew, single-input to eightoutput clock buffer. The device offers a dual input with pin select for glitch-free switching between two clock sources. It is part of ICS ClockBlocks TM family. See the ICS553 for a 1 to 4 low skew buffer. For more than 8 outputs see the MK74CBxxx Buffalo TM series of clock drivers. ICS makes many non-pll and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact us for all of your clocking needs. Features Extremely low skew outputs (50ps maximum) Packaged in 16 pin TSSOP Low power CMOS technology Operating Voltages of 2.5 V to 5 V Output Enable pin tri-states outputs 5 V tolerant input clocks Input/Output clock frequency up to 200 MHz Input clock multiplexer simplifies clock selection Industrial temperature Block Diagram Q0 Q1 Q2 INA 1 Q3 INB 0 Q4 Q5 Q6 Q7 SELA OE MDS 552-02 E 1 Revision 071702

Pin Assignment Input Source Select OE VDD 1 2 16 15 SELA VDD SELA Input 0 INB Q0 3 14 Q7 1 INA Q1 4 13 Q6 Q2 5 12 Q5 Q3 6 11 Q4 GND 7 10 GND INB 8 9 INA 16 Pin TSSOP Pin Descriptions Pin Number Pin Name External Components Pin Type Pin Description 1 OE Input Output Enable. Tri-states outputs when low. Internal pull-up resistor. 2 VDD Power Connect to +2.5V, +3.3V or +5.0V. Must be the same as pin 15. 3 Q0 Output Clock Output 0 4 Q1 Output Clock Output 1 5 Q2 Output Clock Output 2 6 Q3 Output Clock Output 3 7 GND Power Connect to ground. 8 INB Input Clock Input B. 5V tolerant input. 9 INA Input Clock Input A. 5V tolerant input. 10 GND Power Connect to ground. 11 Q4 Output Clock Output 4 12 Q5 Output Clock Output 5 13 Q6 Output Clock Output 6 14 Q7 Output Clock Output 7 15 VDD Power Connect to + 2.5V, +3.3V or +5.0V. Must be the same as pin 2. 16 SELA Input Selects either INA or INB. Internal pull-up resistor. A minimum number of external components are required for proper operation. Decoupling capacitors of 0.01 µf should be connected between VDD on pin 2 and GND on pin 7, and between VDD on pin 15 and GND on pin 10, as close to the device as possible. A 33 Ω series terminating resistor should be used on each clock output if the trace is longer than 1 inch. To achieve the low output skews that the ICS552-02 is capable of, careful attention must be paid to board layout. Essentially, all 8 outputs must have identical terminations, identical loads, and identical trace geometries. If they do not, the output skew will be degraded. For example, using a 30Ω series termination on one output (with 33Ω on the others) will cause at least 15ps of skew. MDS 552-02 E 2 Revision 071702

Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the ICS552-02. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. Item Supply Voltage, VDD 7 V SELA, OE, and all Outputs -0.5 V to VDD+0.5 V INA and INB -0.5V to 5.5V Ambient Operating Temperature -40 to +85 C Storage Temperature -65 to +150 C Junction Temperature 175 C Soldering Temperature 260 C Recommended Operation Conditions Rating Parameter Min. Typ. Max. Units Ambient Operating Temperature -40 +85 C Power Supply Voltage (measured in respect to GND) +2.375 +5.25 V DC Electrical Characteristics VDD=2.5 V ±5%, Ambient temperature -40 to +85 C, unless stated otherwise Operating Voltage VDD 2.375 2.625 V Input High Voltage, INA, INB V IH Note 1 VDD/2+0.5 5.5 V Input Low Voltage, INA, INB V IL Note 1 VDD/2-0.5 V Input High Voltage, OE, SELA V IH 1.8 VDD V Input Low Voltage, OE, SELA V IL 0.7 V Output High Voltage V OH I OH = -16 ma 2 V Output Low Voltage V OL I OL = 16 ma 0.4 V Operating Supply Current IDD No load, 135 MHz 35 ma Short Circuit Current I OS Each output 60 ma MDS 552-02 E 3 Revision 071702

DC Electrical Characteristics (continued) VDD=3.3 V ±5%, Ambient temperature -40 to +85 C, unless stated otherwise Operating Voltage VDD 3.135 3.465 V Input High Voltage, INA, INB V IH Note 1 VDD/2+0.7 5.5 V Input Low Voltage, INA, INB V IL Note 1 VDD/2-0.7 V Input High Voltage, OE, SELA V IH 2 VDD V Input Low Voltage, OE, SELA V IL 0.8 V Output High Voltage V OH I OH = -25 ma 2.4 V Output Low Voltage V OL I OH = 25 ma 0.4 V Output High Voltage (CMOS Level) V OH I OH = -12 ma VDD-0.4 V Operating Supply Current IDD No load, 135 MHz 50 ma Short Circuit Current I OS Each output 80 ma VDD=5 V ±5%, Ambient temperature -40 to +85 C, unless stated otherwise Operating Voltage VDD 4.75 5.25 V Input High Voltage, INA, INB V IH Note 1 VDD/2+1 5.5 V Input Low Voltage, INA, INB V IL Note 1 VDD/2-1 V Input High Voltage, OE, SELA V IH 2 VDD V Input Low Voltage, OE, SELA V IL 0.8 V Output High Voltage V OH I OH = -35 ma 2.4 V Output Low Voltage V OL I OL = 35 ma 0.4 V Output High Voltage (CMOS Level) V OH I OH = -12 ma VDD-0.4 V Operating Supply Current IDD No load, 135 MHz 85 ma Short Circuit Current I OS Each output 100 ma Note: 1. Nominal switching threshold is VDD/2 MDS 552-02 E 4 Revision 071702

AC Electrical Characteristics VDD = 2.5V ±5%, Ambient Temperature -40 to +85 C, unless stated otherwise Input Frequency 0 200 MHz Output Rise Time t OR 0.8 to 2.0 V, C L =15 pf 1.0 1.5 ns Output Fall Time t OF 2.0 to 0.8 V, C L =15 pf 1.0 1.5 ns Propagation Delay Note 1 3.5 ns Output to output skew Note 2 Rising edges at VDD/2 0 50 ps Input A to Input B skew Note 3 0 50 ps VDD = 3.3V ±5%, Ambient Temperature -40 to +85 C, unless stated otherwise Input Frequency 0 200 MHz Output Rise Time t OR 0.8 to 2.0 V, C L =15 pf 0.6 1.0 ns Output Fall Time t OF 2.0 to 0.8 V, C L =15 pf 0.6 1.0 ns Propagation Delay Note 1 3.0 ns Output to output skew Note 2 Rising edges at VDD/2 0 50 ps Input A to Input B skew Note 3 0 50 ps VDD = 5.0V ±5%, Ambient Temperature -40 to +85 C, unless stated otherwise Input Frequency 0 200 MHz Output Rise Time t OR 0.8 to 2.0 V, C L =15 pf 0.3 0.7 ns Output Fall Time t OF 2.0 to 0.8 V, C L =15 pf 0.3 0.7 ns Propagation Delay Note 1 2.8 ns Output to output skew Note 2 Rising edges at VDD/2 0 50 ps Input A to Input B skew Note 3 0 50 ps Notes: 1. With rail-to-rail input clock. 2. Between any two outputs with equal loading. 3. Propagation delay matching through the part. 4. Duty cycle on outputs will match incoming clock duty cycle. Consult ICS for tight duty cycle clock generators. MDS 552-02 E 5 Revision 071702

Package Outline and Package Dimensions (16 pin TSSOP, 4.40 mm Body, 0.65 mm Pitch) Package dimensions are kept current with JEDEC Publication No. 95, MO-153 16 Millimeters Inches INDEX AREA 1 2 D E1 E Symbol Min Max Min Max A -- 1.20 -- 0.047 A1 0.05 0.15 0.002 0.006 A2 0.80 1.05 0.032 0.041 b 0.19 0.30 0.007 0.012 C 0.09 0.20 0.0035 0.008 D 4.90 5.1 0.193 0.201 E 6.40 BASIC 0.252 BASIC E1 4.30 4.50 0.169 0.177 e 0.65 Basic 0.0256 Basic L 0.45 0.75 0.018 0.030 α 0 8 0 8 aaa -- 0.10 -- 0.004 A 2 A A 1 - C - c e b aaa SEATING PLANE C α L Ordering Information Part / Order Number Marking(both) Shipping packaging Package Temperature ICS552G-02I ICS (top line) Tubes 16 pin TSSOP -40 to +85 C ICS552G-02IT 552G-02I (2nd line) Tape and Reel 16 pin TSSOP -40 to +85 C While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. MDS 552-02 E 6 Revision 071702