Tones. EECS 247 Lecture 21: Oversampled ADC Implementation 2002 B. Boser 1. 1/512 1/16-1/64 b1. 1/10 1 1/4 1/4 1/8 k1z -1 1-z -1 I1. k2z -1.

Similar documents
EE247 Lecture 26. EE247 Lecture 26

EE247 Lecture 25. Oversampled ADCs (continued)

The Case for Oversampling

Summary Last Lecture

Summary Last Lecture

EE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting

Analog-to-Digital Converters

Electronic Noise. Analog Dynamic Range

EE247 Lecture 24. EE247 Lecture 24

EE247 Lecture 27 Today:

EE247 Lecture 26. EE247 Lecture 26

EE247 Lecture 27. EE247 Lecture 27

EE247 Lecture 26. EE247 Lecture 26

CHAPTER. delta-sigma modulators 1.0

Frequency Domain Representation of Signals

Discrete Fourier Transform

Outline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45

System on a Chip. Prof. Dr. Michael Kraft

Lecture #6: Analog-to-Digital Converter

EE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.

Fundamentals of Data Converters. DAVID KRESS Director of Technical Marketing

Gábor C. Temes. School of Electrical Engineering and Computer Science Oregon State University. 1/25

ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter

Design and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009

EE 230 Lecture 39. Data Converters. Time and Amplitude Quantization

EE 435. Lecture 34. Spectral Performance Windowing Quantization Noise

MASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN L 2 ( ) ( ) 1( 1 1 1

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC

Music 270a: Fundamentals of Digital Audio and Discrete-Time Signals

Oversampling Converters

ADC Clock Jitter Model, Part 1 Deterministic Jitter

CMPT 318: Lecture 4 Fundamentals of Digital Audio, Discrete-Time Signals

Continuous vs. Discrete signals. Sampling. Analog to Digital Conversion. CMPT 368: Lecture 4 Fundamentals of Digital Audio, Discrete-Time Signals

Data Conversion Techniques (DAT115)

Lecture 390 Oversampling ADCs Part I (3/29/10) Page 390-1

Equalization. Isolated Pulse Responses

National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer

SAMPLING THEORY. Representing continuous signals with discrete numbers

10. Chapter: A/D and D/A converter principles

NOISE IN SC CIRCUITS

Analog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999

Chapter 2: Digitization of Sound

EE247 Lecture 16. EECS 247 Lecture 16: Data Converters- DAC Design & Intro. to ADCs 2009 Page 1

APPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection

Residual Phase Noise Measurement Extracts DUT Noise from External Noise Sources By David Brandon and John Cavey

Materials in this course have been contributed by Fernando Medeiro, José M. de la Rosa, Rocío del Río, Belén Pérez-Verdú and

D100L Series. 100 Hz to 100 khz Low Noise Fixed Frequency. 4- and 8- Pole Low-Pass Filters

Cascaded Noise-Shaping Modulators for Oversampled Data Conversion

LIMITATIONS IN MAKING AUDIO BANDWIDTH MEASUREMENTS IN THE PRESENCE OF SIGNIFICANT OUT-OF-BAND NOISE

How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion

Second-Order Sigma-Delta Modulator in Standard CMOS Technology

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT BIT DIFFERENTIAL INPUT DELTA SIGMA ADC LTC DESCRIPTION

High Speed ADC Analog Input Interface Considerations by the Applications Engineering Group Analog Devices, Inc.

Radio Receiver Architectures and Analysis

Integrated Microsystems Laboratory. Franco Maloberti

6 Sampling. Sampling. The principles of sampling, especially the benefits of coherent sampling

Laboratory Assignment 5 Amplitude Modulation

ESE 531: Digital Signal Processing

NI PXI-4461 Specifications

EE247 Lecture 14. To avoid having EE247 & EE 142 or EE290C midterms on the same day, EE247 midterm moved from Oct. 20 th to Thurs. Oct.

Understanding PDM Digital Audio. Thomas Kite, Ph.D. VP Engineering Audio Precision, Inc.

Data Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation

Electronic circuits II Example set of questions Łódź 2013

ESE 531: Digital Signal Processing

Summary of Last Lecture

ADI 2006 RF Seminar. Chapter II RF/IF Components and Specifications for Receivers

FYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2015 Lecture #5

ECE 556 BASICS OF DIGITAL SPEECH PROCESSING. Assıst.Prof.Dr. Selma ÖZAYDIN Spring Term-2017 Lecture 2

ELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises

Dual-Channel Modulator ADM0D79*

ANALOG-TO-DIGITAL CONVERTERS

MODELING BAND-PASS SIGMA-DELTA MODULATORS IN SIMULINK

Final Exam Spring 2012

D94 Series. 1 Hz to 400 khz* Low Noise Fixed Frequency. 4 - Pole Single Power Supply Anti-Aliasing Low-Pass Filters

Noise Power Ratio for the GSPS

Advantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12.

Electronics A/D and D/A converters

Oversampled ADC and PGA Combine to Provide 127-dB Dynamic Range

Serial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER

High Common-Mode Voltage, Programmable Gain Difference Amplifier AD628

SIGMA-DELTA CONVERTER

Advanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs

2.4 A/D Converter Survey Linearity

Multirate DSP, part 3: ADC oversampling

24-Bit, 312 ksps, 109 db Sigma-Delta ADC with On-Chip Buffers and Serial Interface AD7764

Differential Amplifiers

ELG4139: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs)

Application Report. Art Kay... High-Performance Linear Products

Telecommunication Electronics

D98 Series. 1 Hz to 400 khz* Low Noise Fixed Frequency. 8- Pole Single Power Supply Anti-Aliasing Low-Pass Filters

D92 Series. 1 Hz to 400 khz* Low Noise Fixed Frequency. 2 - Pole Single Power Supply Anti-Aliasing Low-Pass Filters

BandPass Sigma-Delta Modulator for wideband IF signals

A 2.5 V 109 db DR ADC for Audio Application

Exploring of Third-Order Cascaded Multi-bit Delta- Sigma Modulator with Interstage Feedback Paths

INTRODUCTION TO DELTA-SIGMA ADCS

Laboratory Manual 2, MSPS. High-Level System Design

Experiment No. 4 The LM 741 Operational Amplifier

Introduction. sig. ref. sig

Hideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 6 Spectrum Analysis -- FFT

6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers

Transcription:

Tones 5 th order Σ modulator DC inputs Tones Dither kt/c noise EECS 47 Lecture : Oversampled ADC Implementation B. Boser 5 th Order Modulator /5 /6-/64 b b b b X / /4 /4 /8 kz - -z - I kz - -z - I k3z - -z - I3 k4z - -z - I4 k5z - -z - I5 3 4 5 6 I_ I_ I_3 I_4 I_5 a a a3 a4 a5 a a / a3 / a4 /4 a5 /4 7 Q + / - Stable input range ~ -.3 +.3 Comparator Y see L_L5_sim.mdl and L_L5.m EECS 47 Lecture : Oversampled ADC Implementation B. Boser

Output Spectrum [dbwn] / Int. Noise [dbv] 5-5 - 5 th Order Noise Shaping Tones at f s /-Nf in exceed input Output Spectrum Integrated Noise (3 averages) -5 5 5 Frequency [Hz] x 5 Input:.V, sinusoid 5 point DFT 3 averages EECS 47 Lecture : Oversampled ADC Implementation B. Boser 3 In-Band Noise Output Spectrum [dbwn] / Int. Noise [dbv] 5-5 - Output Spectrum Integrated Noise (3 averages) In-Band quantization noise: db! -5 3 4 5 Frequency [Hz] x 4 EECS 47 Lecture : Oversampled ADC Implementation B. Boser 4

Output Spectrum [dbwn] / Int. Noise [dbv] 5-5 - 5 th Order Noise Shaping 5dB stopband attenuation needed to attenuate unwanted f s /-Nf in components down to the in-band quantization noise level Output Spectrum Integrated Noise (3 averages) -5 5 5 Frequency [Hz] x 5 Input:.V, sinusoid 5 point DFT 3 averages EECS 47 Lecture : Oversampled ADC Implementation B. Boser 5 Out-of-Band vs In-Band Signals A digital (low-pass) filter with suitable coefficient precision can eliminate out-of-band quantization noise No filter can attenuate unwanted in-band components without attenuating the signal We ll spend some time making sure the components at f s /-Nf in will not mix down to the signal band But first, let s look at the modulator response to small DC inputs (or offset) EECS 47 Lecture : Oversampled ADC Implementation B. Boser 6

Output Spectrum [dbwn] / Int. Noise [dbv] 5-5 - Σ Tones Output Spectrum Integrated Noise (3 averages) 6kHz khz -5 3 4 5 Frequency [Hz] x 4 mv DC input (V full-scale) Simulation technique: A random st input randomizes the noise and enables averaging. Without the small tones are not visible. EECS 47 Lecture : Oversampled ADC Implementation B. Boser 7 Limit Cycles Representing a DC term with a /+ pattern e.g. 3 + 3 + 3 + 3 + 3 + + 3 4 5 44444444 44444444 3 444444444 444444444 3 Spectrum f s f s f s 3 K EECS 47 Lecture : Oversampled ADC Implementation B. Boser 8

Limit Cycles Fundamental f δ = f V DC s VDAC mv = 3MHz V = 6kHz Tone velocity df δ dv DC f = V s DAC = 3kHz/V EECS 47 Lecture : Oversampled ADC Implementation B. Boser 9 Σ Tones Output Spectrum [dbwn] / Int. Noise [dbv] 5-5 - 6kHz Output Spectrum Integrated Noise (3 averages) -5.47.475.48.485.49.495.5 Frequency [Hz] x 6 EECS 47 Lecture : Oversampled ADC Implementation B. Boser

Σ Tones Tones follow the noise shape The fundamental of a tone that falls into a quantization noise null disappears V DC = V FB f f.5khz = V 3MHz = 3.5mV δ s EECS 47 Lecture : Oversampled ADC Implementation B. Boser Σ Tones Output Spectrum [dbwn] / Int. Noise [dbv] 5-5 - Output Spectrum Integrated Noise (3 averages) -5 3 4 5 Frequency [Hz] x 4 3.5mV DC input EECS 47 Lecture : Oversampled ADC Implementation B. Boser

In-band tones look like signals Σ Tones Can be a big problems in some applications E.g. audio even tones with power below the quantization noise floor can be audible Tones near f s / can be aliased down into the signal band Since they are often strong, even a small alias can be a big problem We will look at mechanisms that alias tones in the next lecture First let s look at dither as a means to reduce or eliminate inband tones EECS 47 Lecture : Oversampled ADC Implementation B. Boser 3 Dither DC inputs can of course be represented by many possible bit patterns Including some that are random but still average to the DC input The spectrum of such a sequence has no tones How can we get a SD modulator to produce such randomized sequences? EECS 47 Lecture : Oversampled ADC Implementation B. Boser 4

Dither The target DR for our audio SD is 6 Bits, or 98dB Let s choose the sampling capacitor such that it limits the dynamic range: = ( V ) 9.8 FS DR = kbt C kbt C = DR ( V ) FS k T B ( V) = 5.5pF v n = kbt C = 9µV EECS 47 Lecture : Oversampled ADC Implementation B. Boser 5 Dither Output Spectrum [dbwn] 5-5 - No dither With dither mv DC input -5 3 4 5 Frequency [Hz] x 4 EECS 47 Lecture : Oversampled ADC Implementation B. Boser 6

Dither Output Spectrum [dbwn] 5-5 - No dither With dither -5.47.475.48.485.49.495.5 Frequency [Hz] x 6 Dither at an amplitude which buries the inband tones has virtually no effect on tones near f s / EECS 47 Lecture : Oversampled ADC Implementation B. Boser 7 kt/c Noise So far we ve looked at noise added to the input of the SD modulator, which is also the input of the first integrator Now let s add noise also to the input of the second integrator Let s assume a 4pF sampling capacitor This gives.4 x 3µV rms noise (two uncorrelated 3µV samples per clock) EECS 47 Lecture : Oversampled ADC Implementation B. Boser 8

kt/c Noise Output Spectrum [dbwn] / Int. Noise [dbv] 5-5 - No noise st Integrator nd Integrator -5 3 4 5 Frequency [Hz] x 4 mv DC input Noise from nd integrator smaller than st integrator noise shaped Why? EECS 47 Lecture : Oversampled ADC Implementation B. Boser 9 kt/c Noise vn b b b b X kz - -z - I kz - -z - I k3z - -z - I3 k4z - -z - I4 k5z - -z - I5 3 4 5 6 I_ I_ I_3 I_4 I_5 a a a a a3 a3 a4 a4 a5 a5 7 Q Comparator Y Noise from st integrator is added directly to the input Noise from nd integrator is first-order noise shaped Noise from subsequent integrators is attenuated even further Especially for high oversampling ratios, only the first or integrators add significant thermal noise. This is true also for other imperfections. EECS 47 Lecture : Oversampled ADC Implementation B. Boser

Dither Output Spectrum [dbwn] / Int. Noise [dbv] 5-5 - No noise st Integrator nd Integrator -5.47.475.48.485.49.495.5 Frequency [Hz] x 6 No practical amount of dither eliminates the tones near f s / EECS 47 Lecture : Oversampled ADC Implementation B. Boser Full-Scale Inputs With practical levels of thermal noise added, let s try a 5kHz sinusoidal input near full-scale (.3V) No distortion is visible in the spectrum -Bit modulators are intrinsically linear But tones exist at high frequencies to the oversampled modulator, a sinusoidal input looks like two slowly alternating DCs hence giving rise to limit cycles EECS 47 Lecture : Oversampled ADC Implementation B. Boser

Full-Scale Inputs 5 Output Spectrum [dbwn] -5 - Output Spectrum Integrated Noise (3 averages) -5 3 4 5 Frequency [Hz] x 4 EECS 47 Lecture : Oversampled ADC Implementation B. Boser 3 Full-Scale Inputs 5 Output Spectrum [dbwn] -5 - Output Spectrum Integrated Noise (3 averages) -5 5 5 Frequency [Hz] x 5 EECS 47 Lecture : Oversampled ADC Implementation B. Boser 4

V ref Interference Dither successfully removes in-band tones that would corrupt the signal The high-frequency tones in the quantization noise spectrum will be removed by the digital filter following the modulator What if some of these strong tones are demodulated to the base-band before digital filtering? Why would this happen? EECS 47 Lecture : Oversampled ADC Implementation B. Boser 5 AM Modulation x (t) x (t) y(t) x x x ( t) = X cos( ωt) ( t) = X cos( ω t) X X ( t) x ( t) = [ cos( ω t + ω t) + cos( ω t ω t) ] EECS 47 Lecture : Oversampled ADC Implementation B. Boser 6

AM Modulation in DAC V ref y(t) DAC v(t) y V v ( t) ref = D out = V + mv f / square wave ( t) = y( t) = ± V ref s = fundamental +.5% of spectrum at f / s EECS 47 Lecture : Oversampled ADC Implementation B. Boser 7 AM Modulation in DAC D OUT spectrum V ref spectrum interferer convolution yields sum of red and green, mirrored tones and noise appear in band f s / f s EECS 47 Lecture : Oversampled ADC Implementation B. Boser 8

V ref Interference Output Spectrum [dbwn] 5-5 - 6dB ( db/db) V e-6v.v -5 3 4 5 Frequency [Hz] x 4 EECS 47 Lecture : Oversampled ADC Implementation B. Boser 9 V ref Interference Simulation are for specified amounts of f s / interference in the DAC reference As predicted interference demodulates the high-frequency tones Since the high frequency tones are strong, a small amount (µv) of interference suffices to create huge base-band tones Stronger interference (mv) rises the noise floor also Amplitude of demodulated tones is proportional to interference EECS 47 Lecture : Oversampled ADC Implementation B. Boser 3

V ref Interference Output Spectrum [dbwn] 5-5 - V e-6v.v -5 3 4 5 Frequency [Hz] x 4 Output Spectrum [dbwn] 5-5 - V e-6v.v -5.47.48.49.5 Frequency [Hz] x 6 Symmetry of the spectra at f s / and DC confirm that this is AM modulation EECS 47 Lecture : Oversampled ADC Implementation B. Boser 3 V ref Tone Velocity Output Spectrum [dbwn] 5-5 - V in V ref.5khz/mv = 6mV / mv.6v DC = V DC.V + mv f s / square wave -5 3 4 5 Frequency [Hz] x 4 EECS 47 Lecture : Oversampled ADC Implementation B. Boser 3

V ref Tone Velocity The velocity of AM demodulated tones is half that of the native tone Such differences help debugging of real silicon How clean does the reference have to be? EECS 47 Lecture : Oversampled ADC Implementation B. Boser 33 V ref Interference Output Spectrum [dbwn] / Int. Noise [dbv] 5-5 - Output Spectrum Integrated Noise (3 averages) Tone dominates noise floor w/o thermal noise -5 3 4 5 Frequency [Hz] x 4 EECS 47 Lecture : Oversampled ADC Implementation B. Boser 34

V ref Interference db of clock-to-v ref isolation is not sufficient for digital audio applications Achieving this level of performance requires careful engineering Getting an accurate requirement is the first (and an essential) step See E. Swanson, N. Sooch, and D. Knapp, Method for Reducing Effects of Electrical Noise in Analog-to-Digital Converter, U.S. Patent 4746899, 988 for more ideas EECS 47 Lecture : Oversampled ADC Implementation B. Boser 35 Summary Our stage model can drive almost all capacitor sizing decisions Gain scaling kt/c noise Dither Dither removes effectively in-band tones Actual tonality determined by demodulation of limit cycles near f s / Next we will add relevant component imperfections, e.g. Real capacitors aren t perfect Real opamps aren t ideal We ll model nonlinearities in the Σ system next time EECS 47 Lecture : Oversampled ADC Implementation B. Boser 36