Reverse Harmonic Injected High Power Square Wave Inverter Fed Induction Motor

Similar documents
Hybrid 5-level inverter fed induction motor drive

Harmonic Reduction in Induction Motor: Multilevel Inverter

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

SWITCHING FREQUENCY HARMONIC SELECTION FOR SINGLE PHASE MULTILEVEL CASCADED H-BRIDGE INVERTERS

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

A Novel Cascaded Multilevel Inverter Using A Single DC Source

A New Multilevel Inverter Topology with Reduced Number of Power Switches

ANALYSIS OF EFFECTS OF VECTOR CONTROL ON TOTAL CURRENT HARMONIC DISTORTION OF ADJUSTABLE SPEED AC DRIVE

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

Speed Control of Induction Motor using Multilevel Inverter

Reduction of Harmonics and Torque Ripples of BLDC Motor by Cascaded H-Bridge Multi Level Inverter Using Current and Speed Control Techniques

CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE

MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER

Improving Passive Filter Compensation Performance With Active Techniques

Modified Three-Phase Four-Wire UPQC Topology with Reduced DC-Link Voltage Rating

ANALYSIS OF PWM STRATEGIES FOR Z-SOURCE CASCADED MULTILEVEL INVERTER FOR PHOTOVOLTAIC APPLICATIONS

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.

Mitigating Voltage Sag Using Dynamic Voltage Restorer

Volume I Issue VI 2012 September-2012 ISSN

SINGLE PHASE BRIDGELESS PFC FOR PI CONTROLLED THREE PHASE INDUCTION MOTOR DRIVE

11 LEVEL SWITCHED-CAPACITOR INVERTER TOPOLOGY USING SERIES/PARALLEL CONVERSION

UNIT-III STATOR SIDE CONTROLLED INDUCTION MOTOR DRIVE

A Novel Five-level Inverter topology Applied to Four Pole Induction Motor Drive with Single DC Link

Performance Analysis of Induction Motor Drive Fed by VSI for Various Modulation Index

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive

29 Level H- Bridge VSC for HVDC Application

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

Simulation and Experimental Results of 7-Level Inverter System

Simulation Analysis of Three Phase & Line to Ground Fault of Induction Motor Using FFT

A THREE PHASE SHUNT ACTIVE POWER FILTER FOR HARMONICS REDUCTION

International Journal of Advance Engineering and Research Development

A NOVEL APPROACH TO ENHANCE THE POWER QUALITY USING CMLI BASED CUSTOM POWER DEVICES

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Hybrid Cascaded H-bridges Multilevel Motor Drive Control for Electric Vehicles

Reduction Of Harmonics & Torque Ripples Of Bldc Motor By Cascaded H-Bridge Multi Level Inveter Using Current & Speed Control Techniques

A Switched Boost Inverter Fed Three Phase Induction Motor Drive

THE rapid development of power electronics in recent

Fuzzy Logic Control of APF for Harmonic Voltage Suppression in Distribution System

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

SHUNT COMPENSATOR USED FOR POWER QUALITY IMPROVEMENT

A SPWM CONTROLLED THREE-PHASE UPS FOR NONLINEAR LOADS

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

Development of Multilevel Inverters for Control Applications

Reduced PWM Harmonic Distortion for a New Topology of Multilevel Inverters

Study of Harmonics and THD of Nine Phase PWM Inverter Drive with CLC Filter for motor drive applications

Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources

A Novel H Bridge based Active inductor as DC link Reactor for ASD Systems

Reduction of Power Electronic Devices with a New Basic Unit for a Cascaded Multilevel Inverter fed Induction Motor

Simulation and Analysis of Space Vector PWM Inverter Fed Three Phase Induction Motor Drive

Design of Hybrid Active Filter for Power Quality Improvement of Electrical Distribution System Using Fuzzy Logic Controller

Harmonic Minimization for Cascade Multilevel Inverter based on Genetic Algorithm

High Frequency Soft Switching Of PWM Boost Converter Using Auxiliary Resonant Circuit

Modeling and Simulation of Five Phase Induction Motor Fed with Five Phase Inverter Topologies

Modeling and Analysis of Common-Mode Voltages Generated in Medium Voltage PWM-CSI Drives

PUBLICATIONS OF PROBLEMS & APPLICATION IN ENGINEERING RESEARCH - PAPER CSEA2012 ISSN: ; e-issn:

A Three-Phase AC-AC Buck-Boost Converter using Impedance Network

Three Phase Parallel Multilevel Inverter Fed Induction Motor Using POD Modulation Scheme

Key terms: Voltage, Phase Angle, FACTS, Multilevel Converter, Power Quality, STATCOM.

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

ABHINAV NATIONAL MONTHLY REFEREED JOURNAL OF RESEARCH IN SCIENCE & TECHNOLOGY

An Implementation of 9-Level MLI using IPD-Topology for Harmonic Reduction

Photovoltaic Grid-Connected System Based On Cascaded Quasi-Z-Source Network

SELECTIVE HARMONIC ELIMINATION ON A MULTILEVEL INVERTER USING ANN AND GE- NETIC ALGORITHM OPTIMIZATION

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

PSPWM Control Strategy and SRF Method of Cascaded H-Bridge MLI based DSTATCOM for Enhancement of Power Quality

THD Analysis for 3-Phase 5-Level Diode Clamped Multilevel Inverter Using Different PWM Techniques

Lecture 19 - Single-phase square-wave inverter

Minimization Of Total Harmonic Distortion Using Pulse Width Modulation Technique

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

Harmonic elimination control of a five-level DC- AC cascaded H-bridge hybrid inverter

HARDWARE IMPLEMENTATION OF DIGITAL SIGNAL CONTROLLER FOR THREE PHASE VECTOR CONTROLLED INDUCTION MOTOR

PF and THD Measurement for Power Electronic Converter

THREE PHASE SEVENTEEN LEVEL SINGLE SWITCH CASCADED MULTILEVEL INVERTER FED INDUCTION MOTOR

A Comparative Study of Different Topologies of Multilevel Inverters

Multi Level Inverter Based Active Power Filter for Harmonic Reduction

A Novel Single-Stage Push Pull Electronic Ballast With High Input Power Factor

Size Selection Of Energy Storing Elements For A Cascade Multilevel Inverter STATCOM

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

Full Bridge DC-DC Step-Up Converter With ZVZCS PWM Control Scheme

STATCOM with FLC and Pi Controller for a Three-Phase SEIG Feeding Single-Phase Loads

PERFORMANCE EVALUATION OF MULTILEVEL INVERTER BASED ON TOTAL HARMONIC DISTORTION (THD)

THREE-PHASE voltage-source pulsewidth modulation

Analysis of Advanced Techniques to Eliminate Harmonics in AC Drives

COMPARATIVE STUDY ON CARRIER OVERLAPPING PWM STRATEGIES FOR THREE PHASE FIVE LEVEL DIODE CLAMPED AND CASCADED INVERTERS

ISSN Vol.03,Issue.07, August-2015, Pages:

Power Control Scheme of D-Statcom

Reduction of Torque Ripple in Trapezoidal PMSM using Multilevel Inverter

Harmonic Reduction in Five Level Inverter Based Dynamic Voltage Restorer

Three Phase PFC and Harmonic Mitigation Using Buck Boost Converter Topology

Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution

SIMULATION OF THREE PHASE MULTI- LEVEL INVERTER WITH LESS NUMBER OF POWER SWITCHES USING PWM METHODS

International Journal of Advance Engineering and Research Development

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

Three Level Three Phase Cascade Dual-Buck Inverter With Unified Pulsewidth Modulation

SHUNT ACTIVE POWER FILTER

Losses in Power Electronic Converters

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

Transcription:

Reverse Harmonic Injected High Power Square Wave Inverter Fed Induction Motor Seshagiri Boppana, B.N.CH.V. Chakravarthi, T. Suresh Kumar Abstract - In past decades, a simple L-C filter can reduce harmonics for low power inverters, for medium and high power applications the size of L-C filter is bigger, Latter Pulse Width Modulation (PWM) techniques are implemented for medium power, but these are limited by the switching losses with high operating frequency. The limitation of PWM can be overcome by Multi Level Inverter (MLI). Again these MLI are fed by separate DC sources, which are operated at fundamental frequency, the design and control are complex with the increase in number of levels. In this paper, a power frequency square wave VSI with series compensators is fed for high power Induction Motor Drive. The series compensators produce voltages at harmonic frequencies and are injected in reverse direction; the net effect causes pure sinusoidal waveform. The DC bus voltages required for series compensators are less in magnitude and operated at harmonic frequency. This strategy improves the conversion efficiency of square wave VSI. The compensators used are of single phase H-Bridge inverters with high frequency switches (IGBT). Index Terms - Induction Motor, Series Compensators, Harmonic Voltages, High Power Square Wave. I. INTRODUCTION The Voltage Source Inverter (VSI) fed induction machine drive systems have many advantages such as a rugged and low cost rotor structure, capability of high waveform fidelity with Pulse Width Modulation (PWM) operation, reasonably high performance, etc. However, their applications are still limited to the lower end of the high-power range due to the limitations on the ratings of the gate-turn-off type semiconductor power devices. To achieve high power applications [1] in such systems, multi-level inverters [2] have been developed in the past decade as a promising approach. Another strong contender in achieving high power is by improving the conversion efficiency. In the case of multi Level Inverters Economic factor will be low and high complexity and input voltage for each individual H-bridge [3] requires a separate DC source at fundamental frequency. An important factor in industrial progress during the past five decades has been the increasing sophistication of factory automation which has improved productivity many-fold. Manufacturing lines typically involve a variety of variable speed motor drives which serve to power conveyor belts, robot arms, overhead cranes, steel process lines, paper mills, and plastic and fiber processing lines to name only a few. Prior to the 1950 s all such applications required the use of a DC motor drive since AC motors were not capable of smoothly varying speed since they inherently operated synchronously or nearly synchronously with the frequency of electrical input. To a large extent, these applications are now serviced by what can be called general-purpose AC drives [4-5] In general, such AC drives often feature a cost advantage over their DC counterparts and, in addition, offer lower maintenance, smaller motor size, and improved reliability High performance applications typically require a high-speed holding accuracy better than 0.25%, a wide speed range of at least 20:1 and fast transient response, typically better than 50 rad / s, for the speed loop. In this paper, the series compensators [6] are connected in each phase, to produce harmonic voltages. These voltages are injected in reverse direction at each phase to generate pure sinusoidal voltage. These compensators require the magnitude of voltage with a dividing factor of harmonic number of nominal DC voltage. So as compared to the Multi Level Inverters the propose converters are less complex and economical. The newly presented Elimination of Harmonics in a Square-wave inverter [7] by using series compensators for high power applications has some unique features and it can overcome some of these limitations. The purpose of this work is to elimination of harmonics in square wave inverter for high power application. II. FUNDAMENTAL OF PROPOSED INVERTER TOPOLOGY The proposed topology has evolved from the typical series compensating devices like the Unified Power Quality Conditioner (UPQC), Digital Video Recorder (DVR), etc. Fig.1 shows the basic converter topology of voltage source inverter fed induction machine drive. The main square-wave inverter is solely responsible for the fundamental voltage.in each phase a single-phase series-connected PWM inverter [8] that produces only the required harmonic voltages as shown in Fig.1. The single-phase harmonic cells in each phase normally have common DC bus voltage. Usually, the value of this common DC bus voltage is less than that of the main 3-phase square-wave voltage source inverter. This justifies the PWM mode of operation of the series compensators. The common bus DC voltage is generated separately for each harmonic cell operated at harmonic frequency. Manuscript received August, 2013. B. Seshagiri, Asst. Prof, EEE Dept., Vishnu Institute of Technology, Vishnupur, Bhimavaram, WG(Dt), INDIA. B.N.CH.V. Chakravarthi, Asst. Prof, EEE Dept., Vishnu Institute of Technology, Vishnupur, Bhimavaram, WG(Dt), INDIA. T. Suresh Kumar MIEEE, Assoc. Professor and Head, EEE Dept., Vishnu Institute of Technology, Vishnupur, Bhimavaram, WG(Dt), INDIA. 248

Reverse Harmonic Injected High Power Square Wave Inverter Fed Induction Motor Fig.1 Basic Converter Topology of Voltage Source Inverter fed Induction Machine Drive Alternatively, a small amount of controlled active power has to be drawn by the series compensator to control this DC bus voltage.the desired harmonic voltages are injected reverse direction to the line, as shown in Fig.1. Fig.2 Equivalent Single-Phase Circuit of Proposed Converter with Load. A per-phase equivalent circuit of this proposed system (Fig.1) is shown in Fig. 2. The load is a motor with equivalent leakage impedance R L, L L, and the sinusoidal back EMF E L at fundamental frequency. The square wave voltage alternatively varies with +V dc /2 to -V dc /2 with a time period of 2π/ώ f. Here V dc is the DC bus voltage and ώ f is the fundamental frequency of square wave VSI. Let us assume that the modulation depth (m) of the n th harmonic component of the series compensator is as follows: 4 m n (1) n th harmonic output component of series compensator can be defined as: 4Vdch Vnh mvdch sin(n f t) sin(n f t) (2) n Here V dch Dc bus voltage of series compensator at any time t. Modulation depth m is taken as 1 for all series compensators. After perfect compensation the load voltage containing only higher order harmonics and small switching harmonics in the series compensators itself, Assuming that the dynamics of V dch is very slow, the average active power (P nh ) absorbed [9] by the series compensator due to the n th harmonic voltage is as follows: 2 1 4 Vdc / 2 Vdch P nh V 2 2 dch R L (3) 2 n R L n f L L It is to be noted that all the triplen harmonics (3,6,9 ) will not contribute any power since there is no natural connection in square wave VSI. Neglecting losses of DC bus capacitor, the dynamical equation of V dch can now be written as follows: dv dch 3 Pnh Vdch Ch (4) n 5 dt Here C h is the total DC bus capacitance of series compensator and Fundamental load current does not affect the DC bus voltage balance as there is no fundamental component of voltage at the output of the series compensator [4]. Fig.3 Gate pulses generation for the basic converter topology (Fig.1) The block diagram of basic switching control strategy for the topology is shown in Fig. 3. 249

III. PRACTICAL ISSUES OF SERIES COMPENSATOR In the earlier section, it is assumed to have zero losses in series compensator, however the practical series compensator has switching and conduction losses [10]. In steady state, the series compensator current is mostly dominated by the fundamental component of current, I S sin (ω f t) which is shown in Fig. 4. In this equivalent circuit, V CE (sat) (or V F ) drop of the IGBT switches can be approximately represented by a square-wave voltage signal whose fundamental frequency is same as that of the series compensator current. Fig. 4 represents approximate equivalent circuit of each harmonic cell. Fig.5 Output of basic 3-phase square wave Voltage Source Inverter. 3-phase square wave VSI voltage waveform in r-phase is shown in Fig. 5. Fig.4 Equivalent circuit of each harmonic cell for estimation of loss. The square-wave voltage represented is also in phase with the series compensator current I S sin (ω f t). In case of a MOSFET-based compensator, the drain resistances (R d ) can be represented as shown in Fig. 4. Due to this, small active power shares the switching losses of the compensator. Depending upon the device switching characteristics, the compensator DC bus V dch also shares the switching losses. Moreover, half of the total switching per fundamental cycle (1/ω f ) is soft switching which is represented as Zero Voltage Switching (ZVS) [11]. Fig. 6 Harmonic Spectra of quasi square wave output of 3-phase square wave VSI Fig.6. shows the FFT analysis of quasi-square wave output of 3-phase VSI. The Total Harmonic Distortion (THD) is 30.9% IV. RESULTS A fixed DC bus voltage of 4400V is applied to the proposed converter topology as shown in Fig.1 and is operated in 180 0 conduction mode. The PWM Switching frequency for the series compensator is 5KHZ. In order to investigate the performance of the proposed converter, the converter is connected to a 60KVA, 5.6KV, 50HZ, 3-phase Squirrel Cage Induction Motor which is modeled in SIMULINK. The fundamental frequency of the proposed converter is varied up to 1KHZ for speed control. The DC bus voltages of series compensator are tabulated in Table 1. TABLE 1. SERIES COMPENSATOR FREQUENCIES AND DC BUS VOLTAGES. 5 th 7 th 11 th 13 th param fundam harmoni harmoni harmoni harmoni eter ental c cell c cell c cell c cell Freque ncy 50 250 350 550 650 (Hz) DC Bus Voltag e (V) 5600 1100 790 500 420 Fig.7 Reference voltage wave form for 5 th, 7 th, 11 th, 13 th harmonic cells Fig.7. shows the reference input voltage wave form for 5 th, 7 th, 11 th, 13 th harmonic cells respectively. Fig.8. shows the PWM output wave forms of 5 th harmonic cell. 250

Reverse Harmonic Injected High Power Square Wave Inverter Fed Induction Motor Fig.8 PWM output wave form of 5 th harmonic cell Fig.13 Electromagnetic Torque characteristics of Induction Motor. The stator current, speed curve and electromagnetic torque characteristics of the Induction motor which is connected to the system are shown in Fig. 11, 12 and 13 respectively. Fig.9 Load voltage in steady state Fig. 9 shows the load voltage waveform in steady state condition. Fig. 10 Output voltage THD The spectrum analysis of the output voltage with THD of 4.32% is shown in Fig. 10 Fig.11 Stator current of Induction Motor Fig.12 Speed curve of Induction Motor V. CONCLUSIONS In this paper, an open-loop natural control of voltage source inverter has been proposed mainly for high-voltage, high power applications. The main square-wave inverter is built with high-voltage low switching- frequency semiconductor devices like Integrated Gate Commutated Thyristors (IGCTs). The series compensators are IGBT (Isolated Gate Bipolar Transistors) based inverters. The series compensators produce only the desired harmonic voltages to make the net output voltage sinusoidal. For high-voltage application, several compensating PWM (Pulse Width Modulation) inverters are connected in series. Each cell compensates one particular harmonic only; as the order of harmonics increases, the required DC bus voltage level drops. This enables to exploit higher switching frequency for higher order harmonic cell. For variable-speed drives applications, the magnitude of the fundamental output voltage should be controlled by regulating the DC bus voltage of the square-wave inverter. REFERENCES [1] Watkins,kennethM. The application of high power inverter system. IEEE Transactions in Industrial and General Applications, Vol-I GA5, Isuue-2. Sept.2009, pp-588-593. [2] M.carpita and S.Teconi A Noval Multi Level Structure for voltage source inverter IEEE Power Electronics Specialist Conference, 1991, pp-96-103. [3] H. Liu, L. M. Tolbert, S. Khomfoi, B. Ozpineci, and Z. Du, Hybrid cascaded multilevel inverter with PWM method, in Proc. IEEE Power Electron. Spec. Conf., Rhodes, Greece, Jun. 15 19, 2008, pp. 162 165. [4] Gautam Poddar and Malaya Kumar Sahu "Natural Harmonic Elimination of Square-Wave Inverters for Medium-Voltage Application, IEEE Trans. on Power Electronics, vol.24, No.5, May 2009. [5] M. S. A. Dahidah and V. G. Agelidis, Selective harmonic elimination PWM control for cascaded multilevel voltage source converters: A generalized formula, IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1620 1630, Jul. 2008. [6] J. Holtz and A. Khambadkone, "Low switching frequency and high dynamic pulsewidth modulation based on field-orientation for high-power inverter drive", IEEE Trans. Power Electron., vol. 7, pp.627-632 1992 [7] J.A. Houdsworth and D.A. Grant, The use of harmonic distortion to increase output voltage of a three-phase PWM inverter, IEEE Trans. Industry Appl., vol. IA-20, pp. 1124-1228, Sept./Oct. 1984 [8] M. Depenbrock, Pulse width control of a three phase inverter with non sinusoidal phase voltage of a three-phase PWM inverter, Proc. IEEE Int. semiconductor Power Conversion Conf., Orlando, Florida, USA, pp. 399-403, 1977 [9] Y. Ikeda, J. Itsumi and H. Funato "The Power Loss of the PWM Voltage-Fed Inverter", 19th PESC\'88 Record, vol. 1, pp.277-283 1988. 251

[10] L. K. Mestha and P. D. Evans "Optimization of Losses in PWM Inverters", IEE Conference Publication, no. 291, pp.394-397 1988. [11] Y. Ma, X. Ruan and Y. Yan "Zero-voltage and zero-current-switching PWM push-pull three-level converter", Proc. IEEE PESC, pp.1823-1828 2002. B. Seshagiri obtained his Bachelor Degree in Electrical and Electronics Engineering from Gudlavalleru Engineering College, Andhra Pradesh, India in the year 2008. He completed his Master of Technology in Power Electronics stream from Swarnandhra College of Engineering and Technology, Narasapuram, Andhra Pradesh, India in the year 2012. His area of interests includes Power Industrial drives and FACTS Controllers. He published two papers on reduction of harmonics in Voltage source Inverters. He is currently working as Assistant Professor in Electrical and Electronics Engineering Department at Vishnu institute of Technology Bhimavaram, Andhra Pradesh, India. B.N.CH.V. Chakravarthi obtained his Bachelor degree in Electrical and Electronics Engineering from Akula Gopayya Engineering College, Tadepalligudem, Andhra Pradesh, India in the year 2006. He completed his Master of Technology in Power Electronics at Nova Engineering College, Jangareddigudem, Andhra Pradesh, India in the year 2011. His area of interests includes Power Industrial drives and FACTS Controllers. He published two papers on Multilevel Inverters. He is a member of ISTE, IAENG. He is currently working as Assistant Professor in Electrical and Electronics Engineering Department at Vishnu institute of Technology Bhimavaram, Andhra Pradesh, India. Suresh Kumar Tummala (M 08) was born in Visakhapatnam. He received B.Tech and M.Tech degrees in Electrical & Electronics Engineering from Jawaharlal Nehru Technological University, Hyd. in 2005 and 2007 respectively. He submitted his thesis on Composite Power System Reliability for the award of Doctoral (Ph.D.) degree in Electrical Engineering from the JNTUA, Anatapuram in 2012. He is presently working as Associate Professor & Head of EEE Department at Vishnu Institute of Technology, Bhimavaram, Andhra Pradesh, India. His areas of interests include Power System Reliability, Renewable Energy, Power Electronics, Drives and Electrical Machines. He has published several papers in his areas of interest. He is also a member of different professional societies like IEEE, IE, ISTE, IAENG, ISES etc. 252