Ultra640 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation

Similar documents
Ultra320 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables

10 Mb/s Single Twisted Pair Ethernet Evaluation Board Noise Measurements Marcel Medina Steffen Graber Pepperl+Fuchs

Subject: Proposal to replace the TBDs for Fast 160 in SPI-4 and to winnow the options

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

3 Definitions, symbols, abbreviations, and conventions

5Gbps Serial Link Transmitter with Pre-emphasis

High Data Rate Characterization Report

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.

BACKPLANE ETHERNET CONSORTIUM

SDR14TX: Synchronization of multiple devices via PXIe backplane triggering

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

AC Current Probes CT1 CT2 CT6 Data Sheet

10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs

W5500 Compliance Test Report

High Speed Characterization Report

Using Signaling Rate and Transfer Rate

200GTL ALIGNMENT REVISION: 1.0 BURKE MODEL: 200GTL REVISION: 1.2 DATE: 02/14/06. Total Pages: 6 pages. Page:1 print date: 9/23/09

Engineering the Power Delivery Network

FIBRE CHANNEL CONSORTIUM

High Data Rate Characterization Report

PHYTER 100 Base-TX Reference Clock Jitter Tolerance

UFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix

BLS to ADF transition system

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

OIF CEI 6G LR OVERVIEW

ETHERNET TESTING SERVICES

2 Operation. Operation. Getting Started

Backplane Ethernet Consortium Clause 72 PMD Conformance Test Suite v1.0 Report

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

TOP VIEW MAX9111 MAX9111

ETHERNET TESTING SERVICES

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

High Data Rate Characterization Report

2520 Pulsed Laser Diode Test System

High Speed Characterization Report

D0 Note Impedance Matching and Frequency Analysis of the BLS Trigger and Pleated Foil Cables for the Run IIb L1 Calorimeter Trigger Upgrade

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

User s Manual for Integrator Short Pulse ISP16 10JUN2016

High Speed Characterization Report

UNH IOL 10 GIGABIT ETHERNET CONSORTIUM

Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

AUTOMOTIVE ETHERNET CONSORTIUM

PHY PMA electrical specs baseline proposal for 803.an

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

Introduction. Protocol Definitions. The RS-485 Standard. APPLICATION NOTE 3884 How Far and How Fast Can You Go with RS-485?

DATA AQUISITION AND PROCESSING

High Speed Characterization Report

High Speed Characterization Report

Ethernet 100BASE-TX Test Report. Table of Contents

Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

Application Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements

High Speed Characterization Report

Experimental Evaluation Scheme of UWB Antenna Performance

10 Mb/s Single Twisted Pair Ethernet Conducted Immunity Steffen Graber Pepperl+Fuchs

Relationship Between Signal Integrity and EMC

Reference Design: HFRD-31.0 Rev. 2; 11/08 REFERENCE DESIGN. 20Gbps, Quad-SFP Active Copper Cable Assembly AVAILABLE

MediSpec SMI Non-Magnetic Transceiver

x-mgc Part Number: FCU-022M101

Project: IEEE P Working Group for Wireless Personal Area Networks N

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM

Agilent E4832A ParBERT 675 Mb/s Data Module Agilent E4838A ParBERT 675 Mb/s Generator Front-End Agilent E4835A ParBERT 675 Mb/s Analyzer Front-End

TLP/VF-TLP/HMM Test System TLP-3010C/3011C Advanced TLP/HMM/HBM Solutions

Characterization of MAPS for the ALICE experiment

Chapter 12 Digital Circuit Radiation. Electromagnetic Compatibility Engineering. by Henry W. Ott

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.

Demo Board LMH7220 High Speed LVDS Comparator

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

Transmission Line Drivers and Receivers for TIA/EIA Standards RS-422 and RS-423

High Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set)

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

LVTTL/CMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1

High Speed Characterization Report

04-370r1 SAS-1.1 Merge IT and IR with XT and XR 1 December 2004

To learn fundamentals of high speed I/O link equalization techniques.

High Speed Characterization Report

Understanding Star Switching the star of the switching is often overlooked

FDDI on Copper with AMD PHY Components

High Speed Characterization Report

University of New Hampshire InterOperability Laboratory Fast Ethernet Consortium

M8190A 12 GSa/s Arbitrary Waveform Generator

High Speed Characterization Report

ECEN720: High-Speed Links Circuits and Systems Spring 2017

Notes on OR Data Math Function

High Speed Characterization Report

Regarding RF Isolation for small Enclosures

Text Book: Simon Haykin & Michael Moher,

ArbStudio Arbitrary Waveform Generators

10GBASE-T Transmitter Key Specifications

10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs

Systems. Roland Kammerer. 29. October Institute of Computer Engineering Vienna University of Technology. Communication in Distributed Embedded

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

TOP VIEW. Maxim Integrated Products 1

FPGA Implementation of a Frame Synchronization Algorithm for Powerline Communications

RIGOL. User s Guide. DS6000 Digital Oscilloscope Demo Board. July RIGOL Technologies, Inc.

Validation & Analysis of Complex Serial Bus Link Models

Part A: Spread Spectrum Systems

Signal Technologies 1

HIGH-SPEED LOW-POWER ON-CHIP GLOBAL SIGNALING DESIGN OVERVIEW. Xi Chen, John Wilson, John Poulton, Rizwan Bashirullah, Tom Gray

Transcription:

T1/-154r Ultra64 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads Russ Brown Quantum Corporation SCSI Physical Working Group Meeting 7 March 2 Dallas, TX

U64 25 Meter Cable Test Overview 7 March 2 T1/-154r Russ Brown - slide 2! Quantum's goal for Ultra 32 SCSI is to have a solution that is so robust it could be extensible to Ultra 64.! In order to demonstrate that our Receiver Equalization scheme is extremely robust, we want to test it at conditions beyond the specified limits of Ultra 16.! The first of these was to test U32 using a 25 meter round cable into a fully loaded 6-slot backplane.! The second test was to use the same setup (25m round cable into a loaded 6-slot backplane) at U64 rates.! The signals were measured to find the eye opening with ISI and reflections.! The following describes the test and results.

7 March 2 T1/-154r U64 25m Cable Test Setup Russ Brown - slide 3! Margins were evaluated with the same techniques as used for our other Ultra32 data:! Transmitter driving voltage: +/- 4mV.! Because of the higher frequency the transmitted pattern was 1µs of a"111..." training pattern followed by 4µs random data.! The equalizer input signals were captured differentially with a Tektronix TDS694C oscilloscope by probing at the backplane.! The equalizer output signal is generated by Spectre, simulating linear models and using captured data as the input stimulant.! The boost used for the equalizer simulation was 3x! Crosstalk could not be measured for this test as our current pulse generator cannot generate a synchronized clock at 32MHz.

7 March 2 T1/-154r U64 25m Cable Test Schematic Russ Brown - slide 4

7 March 2 T1/-154r U64 25m Cable Test Configuration Russ Brown - slide 5! 25 meter Amphenol cable assembly using Madison 28AWG round shielded cable plus 6-slot backplane.! Waveforms captured @ 1Gs/s Balanced 1 Ω Termination 25m bp1 bp3 bp5 bd 25m 28AWG round shielded cable Backplane Single balanced transmitter, position zero bp2 bp4 bp6 supplied by Amphenol, www.amphenol-aipc.com bp1 bp6, receivers on backplane

7 March 2 T1/-154r Error Sources Russ Brown - slide 6! Error sources are used to define the range over which a receiver characteristic may typically vary from the ideal sample point, i.e., the actual sample point may lie anywhere within a box defined by 2 times -to-peak height and 2 times -to-peak width of the errors. 3 mv 1 ns* U64 Eye Mask *This has been scaled to be half the value as that used for U32 analysis! Amplitude error sources define height, and timing error sources define width, e.g., set-up time margin is measured as the distance from the eye diagram waveform to the box.

U64, Eq Input, 25m Cable, bp6 (raw) 7 March 2 T1/-154r Russ Brown - slide 7 Amplitude in olts.4.2 -.2 U64 Unequalied Signal Amplitude in olts -.4.5.5 2 2.5.5 4 Time -6 Equalier Output.5 -.5 U64 -.5.5 2 2.5.5 4 TIme -6

5.5 U64, Eq Input, 25m Cable, bp6 Unequalied Signal for U64 25m round cable + loaded 6-slot backplane @ bp6 6 25 meters round cable to a full load 6 slots bac plane. 4.4 3. Output Amplitude (mv) Output amplitude 2.2 1. -1 -. -2 -.2-3 -. -4 -.4-5 -.5 KEY: 11... pattern Random pattern - - U64 Eye Mask 1 2 3 4 5 6 Time in ns Time (ns) - Conclusion: No Margin (Increasing amplitude would still fail) 7 March 2 T1/-154r Russ Brown - slide 8

U64, Rx Equalized, 25m Cable, bp6 5.5 4.4 Equalized signal for U64 25m round cable + loaded 6-slot backplane @ bp6 6 25 meters round cable to a fully loaded 6 slots bac plane Output Amplitude (mv) Output amplitude 3. 2.2 1. -1 -. -2 -.2-3 -. -4 -.4-5 -.5 U64 Eye Mask KEY: 11... pattern Random pattern 1 2 3 4 5 6 Time in ns x - Time (ns) Conclusion: Good Set-up Margin* (*Increased amplitude would improve margin) 7 March 2 T1/-154r Russ Brown - slide 9

Set-up and Hold vs Eye Opening, bp6 7 March 2 T1/-154r Russ Brown - slide 1 Eye Opening Amplitude (mv) Eye openning Amplitude.4 4.5 35. 3.25 25.2 2.5 15. 1.5 5 Setup and Hold Time vs eye opening amplitude U64 d6 25m round cable + loaded 6-slot backplane @ bp6 Transmit amplitude -4m Cloc req. 2MHz Rx Equalized Equalizer signal Output solid Solid line line setup = set-up time time dash Dashed line hold line time = hold time U64 Eye Mask Unequalized Unequalized Signal signal (no eye o eye opening).5 1..5 1.5 setup and hold time x - Set-up and Hold Time (ns)

7 March 2 T1/-154r U64 25m Cable Test Conclusions Russ Brown - slide 11! Though this test was a "rough cut", it demonstrates that a receiver equalization scheme is so robust, it can adapt a signal to having sufficient margin from a signal having no margin at the receiver input.! In addition, the data indicate that a receiver equalization scheme could be developed to operate at U64 transfer rates without changing the SPI specification for the maximum bus path length between terminators (25 meters point-topoint and 12 meters multidrop interconnect).