Effective Algorithm for Reducing DC Link Neutral Point Voltage and Total Harmonic Distortion for Five Level Inverter

Similar documents
Simulation And Comparison Of Space Vector Pulse Width Modulation For Three Phase Voltage Source Inverter

ISSN: [Kumaravat * et al., 7(1): January, 2018] Impact Factor: 5.164

Analysis of Voltage Source Inverters using Space Vector PWM for Induction Motor Drive

Space Vector PWM Voltage Source Inverter Fed to Permanent Magnet Synchronous Motor

A New Control Method for Balancing of DC-Link Voltage and Elimination of Common Mode Voltage in Multi-level Inverters

DESIGN ANALYSIS AND IMPLEMENTATION OF SPACE VECTOR PULSE WIDTH MODULATING INVERTER USING DSP CONTROLLER FOR VECTOR CONTROLLED DRIVES

Hybrid 5-level inverter fed induction motor drive

Performance Analysis of SPWM and SVPWM Based Three Phase Voltage source Inverter. K. Latha Shenoy* Dr. C.Gurudas Nayak** Dr. Rajashekar P.

International Journal of Scientific & Engineering Research, Volume 5, Issue 6, June-2014 ISSN

Modeling and Simulation of Induction Motor Drive with Space Vector Control

International Journal of Advance Engineering and Research Development

A SOLUTION TO BALANCE THE VOLTAGE OF DC-LINK CAPACITOR USING BOOST CONVERTER IN DIODE CLAMPED MULTILEVEL INVERTER

A Space Vector PWM Scheme for Three level Inverters Based on Two-Level Space Vector PWM D. Sandhya Rani

SIMULATION AND COMPARISON OF SPWM AND SVPWM CONTROL FOR TWO LEVEL UPQC

PWM Strategies for Multilevel Inverter and DC Link Capacitor Voltage Balancing For an Induction Motor Drive

SIMULATION AND IMPLEMENTATION OF MULTILEVEL INVERTER BASED INDUCTION MOTOR DRIVE BASED ON PWM TECHNIQUES

A Carrier Overlapping PWM Technique for Seven Level Asymmetrical Multilevel Inverter with various References

International Journal of Scientific & Engineering Research, Volume 4, Issue 5, May ISSN

Hybrid PWM switching scheme for a three level neutral point clamped inverter

Simulation Study of PWM Techniques for Voltage Source Converters

ABSTRACT. Introduction

Performance Analysis of modulation techniques for Induction motor fed by Diode-Clamped NPC Inverter

Reduction in Total Harmonic Distortion Using Multilevel Inverters

Speed Control of Induction Motor using Space Vector Modulation

DIRECT TORQUE CONTROL OF THREE PHASE INDUCTION MOTOR BY USING FOUR SWITCH INVERTER

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

Sampled Reference Frame Algorithm Based on Space Vector Pulse Width Modulation for Five Level Cascaded H-Bridge Inverter

Space Vector PWM and Model Predictive Control for Voltage Source Inverter Control

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques

SPACE VECTOR PULSE WIDTH MODULATION OF A MULTI-LEVEL DIODE CLAMPED CONVERTER WITH EXPERIMENTAL VERIFICATION

Direct Torque Control of Induction Motor using3 Level and 5 Level PWM Inverter

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Elimination of Harmonics using Modified Space Vector Pulse Width Modulation Algorithm in an Eleven-level Cascaded H- bridge Inverter

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

Induction Motor Drive using SPWM Fed Five Level NPC Inverter for Electric Vehicle Application

COMPARATIVE STUDY ON CARRIER OVERLAPPING PWM STRATEGIES FOR THREE PHASE FIVE LEVEL DIODE CLAMPED AND CASCADED INVERTERS

Control of Induction Motor Fed with Inverter Using Direct Torque Control - Space Vector Modulation Technique

New model multilevel inverter using Nearest Level Control Technique

Switching Angles and DC Link Voltages Optimization for. Multilevel Cascade Inverters

Simulation and Experimental Results of 7-Level Inverter System

Simulation of Single Phase Multilevel Inverters with Simple Control Strategy Using MATLAB

ISSN Volume.06, Issue.01, January-June, 2018, Pages:

Voltage Balancing Control Strategy in Converter System for Three-Level Inverters

New Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3

Capacitor Voltage Balancing of Five Level Diode Clamped Converter based STATCOM

THD Minimization of a Cascaded Nine Level Inverter Using Sinusoidal PWM and Space Vector Modulation

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive

Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

CHAPTER -4 STUDY OF COMMON MODE VOLTAGE IN 3-LEVEL INVERTER FED INDUCTION MOTOR DRIVE USING SPACE VECTOR MODULATION

Mathematical Analysis of SVPWM for Inverter fed DTC of Induction motor Drive

Cascaded Connection of Single-Phase & Three-Phase Multilevel Bridge Type Inverter

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

Speed control of Induction Motor drive using five level Multilevel inverter

Decoupled Space Vector PWM for Dual inverter fed Open End winding Induction motor drive

Three-Level Shunt Active Filter Compensating Harmonics and Reactive Power

SIMULATION OF A SPACE VECTOR PWM CONTROLLER FOR A THREE-LEVEL VOLTAGE-FED INVERTER MOTOR DRIVE

South Asian Journal of Engineering and Technology Vol.2, No.16 (2016) 21 30

Reduction of Harmonics and Torque Ripples of BLDC Motor by Cascaded H-Bridge Multi Level Inverter Using Current and Speed Control Techniques

An Induction Motor Control by Space Vector PWM Technique

MULTILEVEL pulsewidth modulation (PWM) inverters

SCOTT TRANSFORMER AND DIODE CLAMPED INVERTER FED INDUCTION MOTOR BASED ON FOC

COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION MOTOR DRIVES

MODELING AND SIMULATION OF A THREE PHASE MULTILEVEL INVERTER FOR HARMONIC REDUCTION BASED ON MODIFIED SPACE VECTOR PULSE WIDTH MODULATION (SVPWM)

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

Switching Loss Characteristics of Sequences Involving Active State Division in Space Vector Based PWM

Open Loop Control of Three Level Space Vector Pulse Width Modulation of Neutral Clamped Multilevel Inverter Fed Induction Motor

REDUCTION OF COMMON-MODE VOLTAGE IN OPEN END WINDING INDUCTION MOTOR DRIVE USING CARRIER PHASE-SHIFT STRATEGY

MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER

Harmonics Elimination Using Shunt Active Filter

Voltage Balancing in SVM Controlled Diode Clamped Multilevel Inverter for Adjustable drives

Power Quality Improvement of Non-Linear Load by Using Instantaneous P-Q Theory

NOVEL SPACE VECTOR BASED GENERALIZED DISCONTINUOUS PWM ALGORITHM FOR INDUCTION MOTOR DRIVES

Comparison of SPWM and SVM Based Neutral Point Clamped Inverter fed Induction Motor

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER

Speed Control of Induction Motor using Multilevel Inverter

ISSN: [Yadav* et al., 6(5): May, 2017] Impact Factor: 4.116

Design and Simulation of DVR Used For Voltage Sag Mitigation at Distribution Side

Modeling and Analysis of Common-Mode Voltages Generated in Medium Voltage PWM-CSI Drives

Comparative Analysis of Space Vector Pulse-Width Modulation and Third Harmonic Injected Modulation on Industrial Drives.

Diode Clamped Multilevel Inverter for Induction Motor Drive

A Multilevel Diode Clamped SVPWM Based Interline Dynamic Voltage Restorer with Sag & Swell Limiting Function

APPLICATION OF SVPWM TECHNIQUE TO THREE LEVEL VOLTAGE SOURCE INVERTER

Simulation of Space Vector Modulation in PSIM

A New Multilevel Inverter Topology with Reduced Number of Power Switches

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

Module 5. DC to AC Converters. Version 2 EE IIT, Kharagpur 1

Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 12 June 2016 ISSN (online): X

5-Level Parallel Current Source Inverter for High Power Application with DC Current Balance Control

SHUNT COMPENSATOR USED FOR POWER QUALITY IMPROVEMENT

CHAPTER 6 UNIT VECTOR GENERATION FOR DETECTING VOLTAGE ANGLE

Modeling and Simulation of Matrix Converter Using Space Vector PWM Technique

ADVANCED MODULATING TECHNIQUES FOR DIODE CLAMPED MULTILEVEL INVERTER FED INDUCTION MOTOR

Wind Energy Stabilization Using SVPWM Based Modulated Power Filter Compensator

INVESTIGATION OF HARMONIC DETECTION TECHNIQUES FOR SHUNT ACTIVE POWER FILTER

Transcription:

Effective Algorithm for Reducing DC Link Neutral Point Voltage Total Harmonic Distortion for Five Level Inverter S. Sunisith 1, K. S. Mann 2, Janardhan Rao 3 sunisith@gmail.com, hodeee.gnit@gniindia.org, janardan.rao@gmail.com Abstract The DC link Neutral Point Voltage balance problem is a permanent attribute in the Neutral Point Clamped multilevel inverters. DC link neutral point voltage can be balanced by keeping the upper lower dc link capacitor voltages balanced for proper operation of Neutral Point Clamped multilevel inverters. In most respects, the balancing of neutral point voltage is dishonor at very low operating frequencies of the inverter. The earlier proposed methods of neutral point voltage balancing techniques result in an increase of switching losses increase in cost of the inverter. In this paper, to solve the problem of DC link voltage unbalance, without increasing the switching losses a New Neutral Point Voltage Balancing method using SVPWM Technique is proposed implemented for five level NPC inverter. This algorithm balances the dc link neutral point voltage without increasing switching losses of the devices. The proposed method is implemented in SIMULINK/ MATLAB using a list of SIMULINK blocks MATLAB codes. Keywords: SVPWM, five level inverter, neutral point voltage, total harmonic distortion. I. INTRODUCTION The aim of the work presented in the paper is a neutral point voltage balancing method for three five level neutral point clamped GTO inverters using space vector pulse width modulation technique vector balance of induction motor, to balance the neutral point voltage to reduce the switching losses of devices. This paper describes a neutral point voltage balancing method for neutral point clamped GTO inverters using space vector pulse width modulation technique to balance the neutral point voltage. This includes an algorithm to balance the neutral point voltage without increasing the switching losses. An inverter is an electronic device that converts DC power into AC power at desired output voltage frequency. Inverters are used in a wide range of applications, from small switching power supplies in computers, to large electric utility applications that transport bulk power. Let us consider a Three Phase Inverter System with a DC Voltage source V dc, series connected capacitors constitute the energy tank for the inverter, providing some nodes to which the multilevel inverter can be connected. Fig.1.1 One phase leg of an inverter with (a) Two levels, (b) Three levels, (c) N-levels. Where each capacitor has the same voltage Vc, which is given by Vc = Vdc (m 1) And m denotes the number of levels; an m-level inverter needs (m-1) capacitors. The term level is referred to as the number of nodes to which the inverter can be accessible. Fig.1.1 shows a schematic diagram of one phase leg of inverters with different numbers of levels, for which the action of the power semiconductors is represented by an ideal switch with several positions. A two-level inverter generates an output voltage with two values (levels) with respect to the negative terminal of the capacitor; Fig.1.1 (a) represents a two level inverter, while the three-level inverter generates three voltages, so on. By increasing the number of levels in the inverter, the output voltages will have more steps generating a staircase waveform, which has a reduced harmonic distortion. 1.1. PULSE WIDTH MODULATION TECHNIQUES Types of PWM Techniques : a. Sinusoidal PWM Technique b. Hysteresis (Bang-Bang) PWM Technique c. Space Vector PWM Technique 1613

1.2. SPACE VECTOR PULSE WIDTH MODULATION TECHNIQUE SVM techniques have several advantages that are offering better DC bus utilization, lower torque ripple, lower Total Harmonic Distortion (THD) in the AC motor current, lower switching losses, easier to implement in the digital systems. At each cycle period, a preview technique is used to obtain the voltage space vector required to exactly compensate the flux torque errors. Space Vector PWM (SVM) is a more sophisticated technique for generating a fundamental sine wave that provides a higher voltage to the motor lower total harmonic distortion. Any three phase balanced vectors can be represented using a single vector called space vector. 1.3. CONCEPT OF SPACE VECTOR The concept of space vector is derived from the rotating field of AC machine which is used for modulating the inverter output voltage. In this modulation technique the three phase quantities can be transformed to their equivalent two-phase quantity either in synchronously rotating frame (or) stationary frame. From this two-phase component the reference vector magnitude can be found used for modulating the inverter output. The process of obtaining the rotating space vector is explained in the following section, considering the stationary reference frame. II. NEUTRAL POINT BALANCING ANALYSIS Two capacitors, C P C N, are connected in series to obtain the mid-point that provides the zero voltage at the output or the neutral point of the three-level inverter. The neutral point voltage will deviate from its implicit zero level if a current flows from the inverter bridge into the capacitor mid-point. Maintaining the voltage balance between the capacitors is important influences the balance strategy. The mid-point of dc bus capacitors is connected to the inverter bridge circuit through clamp diodes as shown in Fig.2.1. The flow of current through this neutral point causes voltage imbalance between the upper lower capacitors, C P C N. Fig.2.1 Neutral Point Current Polarity for Various Output Voltage III. EFFICIENT ALGORITHM FOR BALANCING NEUTRAL POINT VOLTAGE The below algorithmic steps are followed for producing new modified line to line reference voltages (e s *). Step-1: Read input data, i.e. original reference voltages V ao *, V bo *, V co *. Step-2: Set minimum voltage reference Δe = 0.8 Y = 0. Step-3: Calculate absolute values of V ao *, V bo *, V co *, i.e. e u, e v, e w. Step-4: If e u e v e v e w e u e w, then Set output Y = 1 go to step-10. The new modified line to line e u * = - signum(e u ) Δe e v * = - signum(e v ) Δe (e u - e v ) e w * = - signum(e w ) Δe (e u - e w ) Else go to Step-5. Step-5: If e u e w e w e v e u e v, then Set output Y = 2 go to step-10. The new modified line to line e u * = - signum(e u ) Δe e v * = - signum(e v ) Δe (e u - e v ) e w * = - signum(e w ) Δe (e u - e w ) Else go to Step-6. Step-6: If e v e w e w e u e v e u, then Set output Y = 3 go to step-10. The new modified line to line e u * = - signum(e u ) Δe (e v - e u ) e v * = - signum(e v ) Δe e w * = - signum(e w ) Δe (e v - e w ) Else go to Step-7. Step-7: If e v e u e u e w e v e w, then Set output Y = 4 go to step-10. The new modified line to line e u * = - signum(e u ) Δe (e v - e u ) e v * = - signum(e v ) Δe e w * = - signum(e w ) Δe (e v - e w ) Else go to Step-8. 1614

Step-8: If e w e u e u e v e w e v, then Set output Y = 5 go to step-10. The new modified line to line e u * = - signum(e u ) Δe (e w - e u ) e v * = - signum(e v ) Δe (e w - e v ) e w * = - signum(e w ) Δe Else go to Step-9. Step-9: Set Y = 6 go to step-10. The new modified line to line e u * = - signum(eu) Δe (e w - e u ) e v * = - signum(e v ) Δe (e w - e v ) e w * = - signum(e w ) Δe Step-10: Stop. The above algorithm reduces the neutral point voltage imbalance, avoids the minimum ON-time GTO pulses without increasing the switching losses of the GTO devices. At low frequency operation, even if the magnitudes of the three phase voltage references are all above the critical value Δe, the time switching pattern is used. This results in a significant reduction of the fluctuations of the neutral point voltage, V o. IV. IMPLEMENTATION OF SVPWM TECHNIQUE BY CONSIDERING NEW MODIFIED L-L REFERENCE VOLTAGES - FIVE LEVEL INVERTER The new modified line to line reference voltages (e s *) are given to the SVPWM block for generating switching pulses to GTO s. Vref = (V ) 2 + (Vβ) 2 Where, the Vα Vβ are calculated by considering the new modified line to line reference voltages. (2Va Vb Vc) Vα = 3 (Vb Vc) Vβ = 3 Modulation index (M.I) is calculated as M. I = Vref Vdc Sector is identified by considering the angle (α) as follows. Sector (n) = {fix ( 60 )} + 1 Here the fix function rounds the element present in the brackets towards zero. If the angle (α) is in the range of 0 o α < 60 o (let α = 30 o ), then the sector (n) is identified as Sector, n = [fix(30 o /60 o ) + 1] = [fix(0.5) + 1] = [0 + 1] = 1 If the angle (α) is in the range of 60 o α < 120 o (let α = 90 o ), then the sector (n) is identified as Sector, n = [fix(90 o /60 o ) + 1] = [fix(1.5) + 1] = [1 + 1] = 2 If the angle (α) is in the range of 120 o α < 180 o (let α = 150 o ), then the sector (n) is identified as Sector, n = [fix(150 o /60 o ) + 1] = [fix(2.5) + 1] = [2 + 1] = 3 If the angle (α) is in the range of 180 o α < 240 o (let α = 200 o ), then the sector (n) is identified as Sector, n = [fix(200 o /60 o ) + 1] = [fix(3.33) + 1] = [3 + 1] = 4 Fig.4.1 Space Vector Representation of Five level inverter. 4.1 SECTOR IDENTIFICATION The magnitude of reference voltage vector (Vref) is calculated by using the below formulae as follows. Vref = (Vα + jvβ) If the angle (α) is in the range of 240 o α < 300 o (let α = 240 o ), then the sector (n) is identified as Sector, n = [fix(240 o /60 o ) + 1] = [fix(4) + 1] = [4 + 1] = 5 If the angle (α) is in the range of 300 o α < 360 o (let α = 300 o ), then the sector (n) is identified as Sector, n = [fix(300 o /60 o ) + 1] = [fix(5) + 1] = [5 + 1] = 6. The below table shows the sector identification of five level inverter. Range of Angle Selected Sector Number 0 o α < 60 o 1 60 o α < 120 o 2 120 o α < 180 o 3 180 o α < 240 o 4 240 o α < 300 o 5 300 o α < 360 o 6 1615

4.2 ANGLE CALCULATION Angle of the reference voltage vector for particular sector is calculated as follows. If the selected sector number is n = 1 the angle (α) is in the range of 0 o α < 60 o, then the corresponding angle for sector-1 is calculated by 4.4 DETERMINING THE REGION IN THE SECTOR According to the above calculated vector lengths the corresponding Region is selected as follows. Consider the sector-1 diagram with sixteen regions shown in Fig.4.2. Here the mod function is used to find the modulus after division. i.e. remainder after division. If the selected sector number is n = 2 the angle (α) is in the range of 60 o α < 120 o, then the angle is modified as α = (α - 60 o ) the corresponding angle for sector-2 is calculated by If the selected sector number is n = 3 the angle (α) is in the range of 120 o α < 180 o, then the angle is modified as α = (α - 120 o ) the corresponding angle for sector-3 is calculated by If the selected sector number is n = 4 the angle (α) is in the range of 180 o α < 240 o, then the angle is modified as α = (α - 180 o ) the corresponding angle for sector-4 is calculated by If the selected sector number is n = 5 the angle (α) is in the range of 240 o α < 300 o, then the angle is modified as α = (α - 240 o ) the corresponding angle for sector-5 is calculated by If the selected sector number is n = 6 the angle (α) is in the range of 300 o α 360 o, then the angle is modified as α = (α - 300 o ) the corresponding angle for sector-6 is calculated by 4.3 VECTOR LENGTHS CALCULATION The formulae used for the calculation of vector lengths are as follows. m1 = m {cos θ sin θ 3 } m2 = 2 m { sin θ 3 } Fig.4.2 Sector-1 diagram with sixteen regions If the condition [ 0 < m 1 < 0.25 ] [ 0 < m 2 < 0.25 ] [ (m 1 +m 2 ) < 0.25 ] is satisfied then the region-1 is selected. If the condition [ 0.25 < m 1 < 0.5 ] [ 0 < m 2 < 0.25 ] [ 0.25 < (m 1 +m 2 ) < 0.5 ] is satisfied then the region-2 is selected. If the condition [ 0 < m 1 < 0.25 ] [ 0 < m 2 < 0.25 ] [ (m 1 +m 2 ) > 0.25 ] is satisfied then the region-3 is selected. If the condition [ 0 < m 1 < 0.25 ] [ 0.25 < m 2 < 0.5 ] [ 0.25 < (m 1 +m 2 ) < 0.5 ] is satisfied then the region-4 is selected. If the condition [ 0.5 < m 1 < 0.75 ] [ 0 < m 2 < 0.25 ] [ 0.5 < (m 1 +m 2 ) < 0.75 ] is satisfied then the region-5 is selected. If the condition [ 0.25 < m 1 < 0.5 ] [ 0 < m 2 < 0.25 ] [ (m 1 +m 2 ) > 0.5 ] is satisfied then the region-6 is selected. If the condition [ 0.25 < m 1 < 0.5 ] [ 0.25 < m 2 < 0.5 ] [ (m 1 +m 2 ) < 0.75 ] is satisfied then the region-7 is selected. If the condition [ 0 < m 1 < 0.25 ] [ 0.25 < m 2 < 0.5 ] [ (m 1 +m 2 ) > 0.5 ] is satisfied then the region-8 is selected. If the condition [ 0 < m 1 < 0.25 ] [ 0.5 < m 2 < 0.75 ] [ (m 1 +m 2 ) < 0.75 ] is satisfied then the region-9 is selected. 1616

If the condition [ 0.75 < m 1 < 1 ] [ m 2 < 0.25 ] [ (m 1 +m 2 ) < 1 ] is satisfied then the region-10 is selected. If the condition [ 0.5 < m 1 < 0.75 ] [ m 2 < 0.25 ] [ (m 1 +m 2 ) > 0.75 ] is satisfied then the region-11 is selected. V. FIVE LEVEL INVERTER RESULTS 5.1. DC LINK CAPACITOR VOLTAGES (V CP AND V CN ) If the condition [ 0.5 < m 1 < 0.75 ] [ m 2 > 0.25 ] [ (m 1 +m 2 ) < 1 ] is satisfied then the region-12 is selected. If the condition [ 0.25 < m 1 < 0.5 ] [ 0.25 < m 2 < 0.5 ] [ (m 1 +m 2 ) > 0.75 ] is satisfied then the region-13 is selected. If the condition [ 0.25 < m 1 < 0.5 ] [ 0.5 < m 2 < 0.75 ] [ (m 1 +m 2 ) < 1 ] is satisfied then the region-14 is selected. If the condition [ m 1 < 0.25 ] [ 0.5 < m 2 < 0.75 ] [ (m 1 +m 2 ) > 0.75 ] is satisfied then the region-15 is selected. If the condition [ m 1 < 0.25 ] [ 0.75 < m 2 < 1 ] [ (m 1 +m 2 ) < 1 ] is satisfied then the region-16 is selected. Fig.5.1 Upper Lower DC Link Capacitor Voltages (V cp V cn) 5.2. DC LINK NEUTRAL POINT VOLTAGE (V N ) 4.5 CALCULATING THE SWITCHING TIMES TA, TB, TC The duration of voltage vector for particular region is calculated these times are compared with a time base signal to produce the switching pulses. 4.6 FINDING THE SWITCHING STATES By considering the switching transition of only one device at any time, the switching orders given below are obtained for each region located in sector-1 if all switching states in each region are used. The switching signals for sector-1 are shown in the below table. Region 10 11 12 13 14 15 16 ON Sequence 3-0-0, 4-0-0, 4-1-0, 4-1-1 3-0-0, 3-1-0, 4-1-0, 4-2-1 3-1-0, 4-1-0, 4-2-0, 4-2-1 3-1-0, 3-2-0, 4-2-0, 4-2-1 3-2-0, 4-2-0, 4-3-0, 4-3-1 3-2-0, 3-3-0, 4-3-0, 4-3-1 3-3-0, 4-3-0, 4-4-0, 4-4-1 Fig.5.2 Neutral Point Voltage (V n) 5.3. MODIFIED PHASE REFERENCE VOLTAGES (E U *, E V *, E W *) Fig.5.3 Modified Phase Reference Voltages (e u*, e v*, e w*) 1617

5.4. FIVE LEVEL INVERTER OUTPUT L-L VOLTAGES Fig.5.4 Five Level Inverter Output L-L Voltages 5.5. FIVE LEVEL INVERTER VOLTAGE THD Fig.5.5 Five Level Inverter Voltage THD 5.6. FIVE LEVEL INVERTER CURRENT THD REFERENCES [1] D.Banupriya, Dr.K.Sheela Sobana Rani, Space Vector Modulation Based Total Harmonic Minimization In Induction Motor, IEEJ, ISSN: 2078-2365, Vol. 4 (2013) No. 1, pp. 962-965. [2] L. Ben-Brahim, S. Tadakuma, A New PWM balance for GTO minimum on-pulse compensation, Industry Applications Conference, IAS Annual Meeting, vol.2, pp. 1015 1022, 2001. [3] K. R. M. N. Ratnayake, Y. Murai T. Watanabe. "Novel PWM Scheme to balance Neutral Point Voltage Variation in Three-Level Voltage Source Inverter", in Proc. IEEE Ind. Applicat. Soc. Conf. Rec.,1999, pp.1950-1955. [4] Satoshi Ogasawara Hirofumi Akagi, Analysis of Variation of Neutral point voltage in Neutral-Point-Clamped Voltage Source PWM Inverters", in Proc. IEEE Ind. Applica. Soc. Conf. Rec., 1993, pp.965-970. [5] A. Nabae, I. Takahashi H. Akagi, "A New Neutral-Point-Clamped PWM inverter", IEEE Trans. Industrial Applications, IA-17, 518,1981. [6] Jae-Hyeong Suh, Chang-Ho Choi Dong-Seok Hyun, "A New Simplified Space-Vector PWM Method for Three-Level Inverters". In Proc. IEEE Ind. Applica. Soc. Conf. Rec.,1999. [7] Ayse Kocalmis sedat Sunter, Simulation of a Space Vector PWM Controller For a Three-Level Voltage-Fed Motor Drive, IEEE Trans. Industrial Electronics, IECON 2006-32nd Annual Conf. Rec, 2006, pp.1915-1920. [8] P. Satish Kumar, J. Amarnath S.V.L. Narasimham, A Qualitative Space Vector PWM Algorithm for a Five-Level Neutral Point Clamped Inverter, ICGST-ACSE Journal, ISSN 1687-4811, Volume 9, Issue 1, June 2009. [9] Y. H. Lee, B. S. Suh D. S. Hyun, "A Novel PWM Scheme for a Three-Level Voltage Source Inverter with GTO Thyristors" IEEE Transactions on Industry Applications, Vol. 32, No. 2, March/April 1996. Fig.5.6 Five Level Inverter Current THD VI. CONCLUSION In this paper an effective algorithm suitable for reducing the imbalanced voltage of the neutral point voltage for five level inverter is proposed applied for five level NPC inverter without increasing switching losses. The total harmonic distortion of output current for five level inverter is 0.48%. 1618