54LVTH FEATURES: DESCRIPTION: 16-Bit Bus Transceivers with 3-State Outputs. Logic Diagram

Similar documents
54LVTH Memory FEATURES: DESCRIPTION: 16-Bit Buffers/Drivers with 3-State Outputs. Logic Diagram

54BCT245. Octal Buffers Transceiver FEATURES: DESCRIPTION: Logic Diagram

54LVTH244A. 3.3V ABT 8-Bit Octal Buffers/Drivers FEATURES: DESCRIPTION: Logic Diagram

54LVTH V ABT16-Bit Transparent D-Type Latches DESCRIPTION: FEATURES: Logic Diagram 54LVTH16373

Logic Diagram (PositiveLogic) 1/24 1OE/2OE 48/25 1LE/2LE 47/36 1D1/2D1 DESCRIPTION: DDC s 54LVTH bit transparent D-

54LVTH PRELIMINARY. 3.3V 16-Bit Transparent D-Type Latches. Memory DESCRIPTION: FEATURES: Logic Diagram

54BCT244. Octal Buffers/Drivers. Memory DESCRIPTION: FEATURES: Logic Diagram

54LVTH PRELIMINARY. 3.3V 16-Bit Transparent D-Type Latches. Memory DESCRIPTION: FEATURES: Logic Diagram

16-Channel CMOS Analog Multiplexer. Memory

7545B. 12-Bit Buffered Multiplying Digital to Analog Converter FEATURES: DESCRIPTION: 7545B BLOCK DIAGRAM

OP490. Quad Low Voltage Micropower Operational Amplifier FEATURES: DESCRIPTION: Logic Diagram (One Amplifier)

28C256T. 256K EEPROM (32K x 8-Bit) Memory DESCRIPTION: FEATURES: Logic Diagram 28C256T. RAD-PAK radiation-hardened against natural space radiation

8-Channel Fault-Protected Analog Multiplexer

CMOS Quad Rail-to-Rail I/O Op Amp DESCRIPTION: FEATURES: Logic Diagram

A13 A12 A11 A10 ROW DECODER DQ0 INPUT DATA CONTROL WE OE DESCRIPTION: DDC s 32C408B high-speed 4 Megabit SRAM

Low-Power Quad Operational Amplifier FEATURES: DESCRIPTION: Memory. Logic Diagram. RAD-PAK technology-hardened against natural space radiation

UNISONIC TECHNOLOGIES CO., LTD U74HCT245

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO

OP400A. Quad Low-Offset, Low-Power Operational Amplifier FEATURES: DESCRIPTION: Memory. Logic Diagram (One Amplifier)

CBTS3306 Dual bus switch with Schottky diode clamping

28C010T. 1 Megabit (128K x 8-Bit) EEPROM. Memory FEATURES: DESCRIPTION: Logic Diagram

CBT bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion

CBTS3253 Dual 1-of-4 FET multiplexer/demultiplexer with Schottky diode clamping

DM74ALS652 Octal 3-STATE Bus Transceiver and Register

28LV Megabit (128K x 8-Bit) EEPROM. Memory DESCRIPTION: FEATURES: 28LV011A. Logic Diagram

89LV Megabit (512K x 32-Bit) Low Voltage MCM SRAM 89LV1632 FEATURES: DESCRIPTION: Logic Diagram. 16 Megabit (512k x 32-bit) SRAM MCM

74LVC16245A/ 74LVCH16245A 16-bit bus transceiver with direction pin; 5V tolerant (3-State)

DM74ALS652/74ALS652-1 Octal 3-STATE Bus Transceiver and Register

PI5C16861 PI5C (25Ω) 20-Bit, 2-Port Bus Switch

74LVT245BB. Pin Assignments. Description NEW PRODUCT. Applications. Features 3.3 V OCTAL BUS TRANSCEIVER WITH 3 STATE OUTPUTS 74LVT245BB

CD54/74AC245, CD54/74ACT245

Microprocessor-compatible 8-Bit ADC. Memory FEATURES: Logic Diagram DESCRIPTION:

FST Bit Low Power Bus Switch

FST Bit Bus Switch

UNISONIC TECHNOLOGIES CO., LTD U74CBTLV3125

74ABT bit buffer/line driver, non-inverting (3-State)

768A PRELIMINARY. Memory FEATURES: DESCRIPTION: 16-BIT, 30 MSPS DIGITAL-TO-ANALOG CONVERTER 768A. Functional Block Diagram

CBTD3257 Quad 1-of-2 multiplexer/demultiplexer with level shifting

74LVCE1G126 SINGLE BUFFER GATE WITH 3-STATE OUTPUT. Pin Assignments. Description NEW PRODUCT. Features. Applications

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE, MONOLITHIC SILICON REVISIONS

TITLE MICROCIRCUIT, DIGITAL, ADVANCED CMOS, 16- BIT BUS TRANSCEIVER WITH THREE-STATE OUTPUTS, TTL COMPATIBLE, MONOLITHIC SILICON REVISIONS

DM74AS651 DM74AS652 Octal Bus Transceiver and Register

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch

Obsolete Product(s) - Obsolete Product(s)

ORDERING INFORMATION PACKAGE

DM74ALS245A Octal 3-STATE Bus Transceiver

INTEGRATED CIRCUITS. 74ABT125 Quad buffer (3-State) Product specification Supersedes data of 1996 Mar 05 IC23 Data Handbook.

NXP 74AVC16835A Register datasheet

74LCX245TTR LOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER(3-STATE) WITH 5V TOLERAT INPUTS AND OUTPUTS

74ALVC Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs

DATA SHEET. 74LVCH32244A 32-bit buffer/line driver; 5 V input/output tolerant; 3-state INTEGRATED CIRCUITS

UNISONIC TECHNOLOGIES CO., LTD

Description IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B

74ABT2244 Octal buffer/line driver with 30Ω series termination resistors (3-State)

74LVC125A. Pin Assignments. Description. Features. Applications QUADRUPLE 3-STATE BUFFERS 74LVC125A

PI3C3126. Description. Features. 14-Pin Configuration. Applications. Block Diagram. 16-Pin Configuration. Truth Table (1) Pin Description.

74LVT245 74LVTH245 Low Voltage Octal Bidirectional Transceiver with 3-STATE Inputs/Outputs

FST32X Bit Bus Switch

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74ACT541TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

FST Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch

SCAN16512A Low Voltage Universal 16-bit IEEE Bus Transceiver with TRI-STATE Outputs

SCAN16512 Low Voltage Universal 16-bit IEEE Bus Transceiver with TRI-STATE Outputs

PI3C3305/PI3C3306. Features. Description. Applications. PI3C3306 Block Diagram. PI3C3305 Block Diagram. PI3C Pin Configuration

FSTD Bit Bus Switch with Level Shifting

SPLVDS032RH. Quad LVDS Line Receiver with Extended Common Mode FEATURES DESCRIPTION PIN DIAGRAM. Preliminary Datasheet June

9240LP LPTVREF. Memory DESCRIPTION: FEATURES: 14-Bit, 10 MSPS Monolithic A/D Converter with LPT ASIC. 9240LP Block Diagram 9240LP

74LVT244B 3.3V Octal buffer/line driver (3-State)

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998

74AC541B OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

74VHCT244ATTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

74LCX125 Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs

TITLE MICROCIRCUIT, DIGITAL, ADVANCED CMOS, 16- BIT D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS, TTL COMPATIBLE, MONOLITHIC SILICON REVISIONS

PI3USB10LP-A. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Description. Features.

74LVT LVTH16374 Low Voltage 16-Bit D-Type Flip-Flop with 3-STATE Outputs

PI5C3384 PI5C3384C PI5C32384 (25Ω)

PI3CH200 2-Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

74LCX646TTR LOW VOLT. CMOS OCTAL BUS TRANSCEIVER/REGISTER WITH 5 VOLT TOLERANT INPUTS AND OUTPUTS(3-STATE)

DATA SHEET. 74LVT V 32-bit edge-triggered D-type flip-flop; 3-state INTEGRATED CIRCUITS. Product specification Supersedes data of 2002 Mar 20

74ALVC16500 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

74LCX244TTR LOW VOLTAGE CMOS OCTAL BUS BUFFER (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS

FST Bit Low Power Bus Switch

74ACT240TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED)

74ACTQ821 Quiet Series 10-Bit D-Type Flip-Flop with 3-STATE Outputs

74LCX374 OCTAL D-TYPE FLIP FLOP NON-INVERTING (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS

FSTU32160A 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch with 2V Undershoot Protection

PI5C Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description. Truth Table (1) Pin Name Description

74LVX257 LOW VOLTAGE CMOS QUAD 2 CHANNEL MULTIPLEXER (3-STATE) WITH 5V TOLERANT INPUTS

M74HCT244TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

HSTL bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor INTEGRATED CIRCUITS

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

INTEGRATED CIRCUITS. CBT3245 Octal bus switch. Product specification Supersedes data of 1998 Dec Jun 19

74AC244B OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

NC7WZ125 TinyLogic UHS Dual Buffer with 3-STATE Outputs

74ABT245 Octal Bi-Directional Transceiver with 3-STATE Outputs

74ACQ241 Octal Buffer/Line Driver with 3-STATE Outputs

PI3CH Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

UT54ACS164245SEI Schmitt CMOS 16-bit Bidirectional MultiPurpose Transceiver Datasheet

P54FCT373T/74fct373T OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic

Transcription:

16-Bit Bus Transceivers with 3-State Outputs / / / / Logic Diagram FEATURES: A-Port outputs have equivalent 22-Ω series resistors, so no external resistors are required Support mixed-mode signal operation (5V input and output voltages with 3.3V ) Support unregulated battery operation down to 2.7V TypicalV OLP (output ground bounce) < 0.8V at =3.3V, T A =25 C I OFF and power-up 3-state support hot insertion Bus hold on data inputs eliminates the need for external pullup/pulldown resistors Distributed and GND pin configuration minimizes highspeed switching noise Flow-through architecture optimizes PCB layout Total dose hardness: - > 100 krad (Si), depending upon space mission Package: 48 pin RAD-PAK flat pack DESCRIPTION: Maxwell Technologies devices are 16-bit (dual-octal) non-inverting 3-state transceivers designed for low-voltage (3.3V) operation, but with the capability to provide a TTL interface to a 5V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. The devices allow data transmission from the A bus to the B bus or form the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output enable (OE) input can be used to disable the device so that the buses are effectively isolated. The A-port outputs, which are designed to source or sink up to 12 ma, include equivalent 22-Ω series resistors to reduce overshoot and undershoot. Maxwell Technologies' patented RAD-PAK packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK provides greater than 100 krad (Si) radiation dose tolerance. This product is available with screening up to Class S. 1 (858) 503-3300 - Fax: (858) 503-3301 - www.maxwell.com

. TABLE 1. PINOUT DESCRIPTION PIN SYMBOL DESCRIPTION 1, 24 1DIR - 2DIR Direction Control 2, 3, 5, 6, 8, 9, 11, 12 1B1-1B8 Output 4, 10, 15, 21, 28, 34, 39, 45 GND Ground 7, 18, 31, 42 Supply Voltage 13, 14, 16, 17, 19, 20, 22, 23 2B - 2B8 Output 25, 48 2OE -1OE Output Enable 26, 27, 29, 30, 32, 33, 35, 36 2A8-2A1 Input 37, 38, 40, 41, 43, 44, 46, 47 1A8-1A1 Input TABLE 2. ABSOLUTE MAXIMUM RATINGS 1 PARAMETER SYMBOL MIN MAX UNIT Supply voltage range -0.5 4.6 V Input voltage range 2-0.5 7 V Voltage range applied to any output in the high-impedance or V O -0.5 7 V power-off state 2 Voltage range applied to any output in the high state 2 V O -0.5 +0.5 V Current into any output in the low state BPort APort Current into any output in the high state 3 BPort APort I O -- -- I O -- -- Input clamp current I IK ( <0) -50 -- ma Output clamp current I OK (V O <0) -50 -- ma Thermal resistance Θ JC -- 5 C/W Operating temperature range T A -55 125 C Storage temperature range T S -65 150 C Power Dissipation PD -- 1 W 96 30 48 30 ma ma 1. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 3. This current flows only when the output is in the high state and V O >. 2

TABLE 3. DELTA LIMITS PARAMETER VARIATION I CC(OL) ±10% of specified value in Table 5 I CC(OH) ±10% of specified value in Table 5 I CC(OD) ±10% of specified value in Table 5 TABLE 4. RECOMMENDED OPERATING CONDITIONS 1 PARAMETER SYMBOL MIN MAX UNIT Supply voltage 2.7 3.6 V High-level input voltage H 2 -- V Low-level input voltage L -- 0.8 V Input voltage -- 5.5 V High-level output current A port I OH -- -12 ma B port -- -24 Low-level output current A port I OL -- 12 ma B port -- 48 Input transition rise or fall rate Outputs t/ v -- 10 ns/v enabled Power-up ramp rate t/ 200 -- µ s/v Operating temperature T A -55 125 C 1. All unused control inputs of the device must be held at high or low ensure proper device operation. TABLE 5. DC ELECTRICAL CHARACTERISTICS ( = 3.3V ±10%, T A =-55TO +125 C, UNLESS OTHERWISE SPECIFIED) PARAMETER SYMBOL TEST CONDITIONS SUBGROUPS MIN MAX UNIT Input Clamp Voltage K =2.7 I I = -18 ma 1, 2, 3 -- -1.2 V High-Level Output Voltage V OH =2.7Vto I OH = -100 µ A A Port 1, 2, 3-0.2 -- V 3.6V =3 OH =-12mA 2 -- =2.7Vto I OH = -100 µ A B Port 1, 2, 3-0.2 -- 3.6V =2.7 OH =-8mA 2.4 =3V, I OH =-24mA 2 3

TABLE 5. DC ELECTRICAL CHARACTERISTICS ( = 3.3V ±10%, T A =-55TO +125 C, UNLESS OTHERWISE SPECIFIED) PARAMETER SYMBOL TEST CONDITIONS SUBGROUPS MIN MAX UNIT Low-Level Output Voltage V OL =2.7Vto I OL = 100 µ A A Port 1, 2, 3 -- 0.2 V 3.6V =3 OL =12mA -- 0.8 =2.7 OL = 100 µ A B Port 1, 2, 3 -- 0.2 I OL =24mA -- 0.5 =3 OL =16mA -- 0.4 I OL =32mA 0.5 I OL =48mA 0.55 Input Current I I = 3.6V VI = VCC or GND Control 1, 2, 3 -- ±1 µ A =0or =5.5V inputs -- 10 3.6V =3.6V =5.5V AorB 1, 2, 3 -- 20 = Ports 5 =0 -- -10 Hold Current I I(HOLD) =3V = 0.8V A Inputs 1, 2, 3 75 -- µ A =2V -75 -- Power Up Current I 2 OZPU = 0 to 1.5V, V O =0.5Vto3V,OE= don t care 1, 2, 3 -- ±100 µ A Power Down Current I 2 OZPD =1.5Vto0,V O =0.5Vto3V,OE= don t care 1, 2, 3 -- ±100 µ A Supply Current I CC = 3.6V Outputs 1, 2, 3 -- 0.19 ma high I O = 0 Outputs 1, 2, 3 -- 5 low = or GND Outputs disabled 1, 2, 3 -- 0.19 Delta Supply Current I 1 CC = 3V to 3.6V, One input at -0.6V, Other 1, 2, 3 -- 0.3 ma inputs at or GND Input Capacitance C 2 I = 3V or 0 1, 2, 3 -- 8 pf Input Output Capacitance C 2 O V O = 3V or 0 1, 2, 3 -- 15 pf 1. This is the increase in supply current for each input that is at the specified TTL voltage level rather than or GND. 2. Guaranteed by design. 4

TABLE 6. AC ELECTRICAL CHARACTERISTICS ( = 3.3V ±10%, T A =-55TO +125 C, UNLESS OTHERWISE SPECIFIED) PARAMETER SYMBOL SUBGROUPS =3.3V±0.3 =2.7V UNIT MIN MAX MIN MAX Propagation Delay Time AtoB Propagation Delay Time BtoA Output Enable Time OE to B Output Enable Time OE to A Output Disable Time OE to B t PLH 9, 10, 11 1 3.5 -- 4 ns t PHL 9, 10, 11 1 3.5 -- 3.9 t PLH 9, 10, 11 1 4.3 -- 5.3 ns t PHL 9, 10, 11 1 4.2 -- 4.5 t PZH 9, 10, 11 1 4.8 -- 5.9 ns t PZL 9, 10, 11 1 4.8 -- 5.5 t PZH 9, 10, 11 1 5.5 -- 7.2 ns t PZL 9, 10, 11 1 5.4 -- 6.4 t PHZ 9, 10, 11 1 5.5 -- 5.8 ns t PLZ 9, 10, 11 1 5.5 -- 5.8 Output Disable Time t PHZ 9, 10, 11 1 5.8 -- 6.5 ns OE to A t PLZ 9, 10, 11 1 6.3 -- 6.3 Output Skew t sk(o) 9, 10, 11 -- -- -- -- ns TABLE 7. FUNTION TABLE (EACH 8-BIT SECTION) INPUTS OPERATION OE DIR L L B data to A bus l H A data to B bus H X Isolation 5

FIGURE 1. LOAD CIRCUIT Figure Note: 1. C L includes probe and jig capacitance. PARAMETER MEASUREMENT INFORMATION TEST t PLH /t PHL t PLZ /t PZL t PHZ /t PZH S1 Open 6V GND FIGURE 2. PULSE DURATION FIGURE 3. SETUP AND HOLD TIMES 6

16-Bit Bus Transceivers with 3-State Outputs FIGURE 4. PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS FIGURE 5. ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING Figure Note: 2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by The output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. 7

16-Bit Bus Transceivers with 3-State Outputs 48 LDFP 48 PIN RAD-PAK FLAT PACKAGE SYMBOL DIMENSION MIN NOM MAX A 0.144 0.160 0.165 b 0.008 0.010 0.014 c 0.004 0.006 0.007 D -- 0.620 0.640 E 0.370 0.380 0.390 E1 -- -- 0.410 E2 0.200 0.210 0.220 E3 0.075 0.085 -- e 0.025 BSC L 0.275 0.285 0.295 Q 0.013 0.019 0.025 S1 0.005 0.018 -- N 48 Note: All dimensions in inches 8

16-Bit Bus Transceivers with 3-State Outputs Important Notice: These data sheets are created using the chip manufacturer s published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization. The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information. Maxwell Technologies products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies. Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies liability shall be limited to replacement of defective parts. 9

Product Ordering Options Model Number RP F X Feature Option Details Screening Flow Monolithic S = Maxwell Class S B = Maxwell Class B I = Industrial (testing @ -55 C, +25 C, +125 C) E = Engineering (testing @ +25 C) Package F=FlatPack Radiation Feature RP = RAD-PAK package Base Product Nomenclature 16-Bit Bus Transceivers with 3- State Outputs 10