USOO A United States Patent (19) 11 Patent Number: 5,804,867. Leighton et al. (45) Date of Patent: Sep. 8, 1998

Similar documents
(12) United States Patent (10) Patent No.: US 6, 177,908 B1

United States Patent (19) Price, Jr.

(12) Patent Application Publication (10) Pub. No.: US 2006/ A1. Luo et al. (43) Pub. Date: Jun. 8, 2006

us/ (12) Patent Application Publication (10) Pub. No.: US 2008/ A1 (19) United States / 112 / 108 Frederick et al. (43) Pub. Date: Feb.

United States Patent (19) Wrathal

(12) United States Patent (10) Patent No.: US 6,770,955 B1

(12) Patent Application Publication (10) Pub. No.: US 2005/ A1

(12) Patent Application Publication (10) Pub. No.: US 2001/ A1

United States Patent (19) Ohta

United States Patent Patent Number: 5,683,539 Qian et al. 45 Date of Patent: Nov. 4, 1997

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

USOO A United States Patent (19) 11 Patent Number: 5,534,804 Woo (45) Date of Patent: Jul. 9, 1996

(12) United States Patent

(12) United States Patent (10) Patent No.: US 6,337,722 B1

United States Patent (19) 11) Patent Number: 5,621,555 Park (45) Date of Patent: Apr. 15, 1997 LLP 57)

United States Patent (19) Morris

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

(12) United States Patent

(12) United States Patent

(12) Patent Application Publication (10) Pub. No.: US 2004/ A1

USOO A. United States Patent (19) 11 Patent Number: 5,272,450 Wisherd (45) Date of Patent: Dec. 21, 1993

A///X 2. N N-14. NetNNNNNNN N. / Et EY / E \ \ (12) Patent Application Publication (10) Pub. No.: US 2007/ A1. (19) United States

III. United States Patent (19) Hutter et al. N- BURED AYER P SUBSTRATE. A vertical PNP structure for use in a merged bipolar/cmos

HHHHHH. United States Patent (19) 11 Patent Number: 5,079,455. McCafferty et al. tor to provide a negative feedback path for charging the

(12) Patent Application Publication (10) Pub. No.: US 2010/ A1

(12) United States Patent

(12) United States Patent

(12) United States Patent (10) Patent No.: US B2. Chokkalingam et al. (45) Date of Patent: Dec. 1, 2009

(12) United States Patent (10) Patent No.: US 7,009,450 B2

(12) United States Patent

United States Patent 19 Clifton

(12) Patent Application Publication (10) Pub. No.: US 2005/ A1

United States Patent (19)

(12) United States Patent (10) Patent No.: US 6,275,104 B1

(12) United States Patent

(12) United States Patent

(12) Patent Application Publication (10) Pub. No.: US 2004/ A1. Yamamoto et al. (43) Pub. Date: Mar. 25, 2004

USOO A. United States Patent (19) 11 Patent Number: 5,195,677. Quintana et al. 45) Date of Patent: Mar. 23, 1993

United States Patent (19) PeSola et al.

United States Patent (19) Curcio

United States Patent (19)

United States Patent (19) Onuki et al.

III IIIIHIIII. United States Patent 19 Mo. Timing & WIN. Control Circuit. 11 Patent Number: 5,512, Date of Patent: Apr.

(12) Patent Application Publication (10) Pub. No.: US 2007/ A1

United States Patent (19)

United States Patent (19)

United States Patent (19) Sun

United States Patent (19) Schnetzka et al.

(12) United States Patent (10) Patent No.: US 7.458,305 B1

58 Field of Search... 66/216, 222, 223, tively arranged in an outertrack thereof, and the needle

(12) Patent Application Publication

(12) United States Patent

(12) United States Patent (10) Patent No.: US 6,815,941 B2. Butler (45) Date of Patent: Nov. 9, 2004

United States Patent (19) Nilssen

United States Patent (19) Archibald

(12) United States Patent (10) Patent No.: US 6,512,361 B1

(*) Notice: Subject to any disclaimer, the term of this E. E. E. " "...O.E.

(12) United States Patent (10) Patent No.: US 7,124,455 B2

(12) United States Patent

United States Patent (19)

(12) Patent Application Publication (10) Pub. No.: US 2015/ A1

(12) Patent Application Publication (10) Pub. No.: US 2011/ A1

III IIII. United States Patent (19) Hamilton et al. application of welds thereto for attaching the hub member to

(51) Int. Cl... HoH 316 trolling a state of conduction of AC current between the

(12) Patent Application Publication (10) Pub. No.: US 2001/ A1

(12) United States Patent (10) Patent No.: US 6,387,795 B1

USOO A United States Patent (19) 11 Patent Number: 5,512,817. Nagaraj (45) Date of Patent: Apr. 30, 1996

R GBWRG B w Bwr G B wird

(12) Patent Application Publication (10) Pub. No.: US 2011/ A1

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

58) Field of Seash, which is located on the first core leg. The fifth winding,

III. United States Patent (19) Ashe. 5,495,245 Feb. 27, OTHER PUBLICATIONS Grebene, Bipolar and MOS Analog Integrated Circuit

US A United States Patent (19) 11 Patent Number: 6,046,485 Cole et al. (45) Date of Patent: Apr. 4, 2000

4,695,748 Sep. 22, 1987

y y (12) Patent Application Publication (10) Pub. No.: US 2015/ A1 (19) United States (43) Pub. Date: Sep. 10, C 410C 422b 4200

(12) United States Patent (10) Patent No.: US 9,449,544 B2

II I III. United States Patent (19) Johnson, Jr. 73 Assignee: Exide Electronics Corporation,

(12) United States Patent (10) Patent No.: US 6,452,105 B2. Badii et al. (45) Date of Patent: Sep. 17, 2002

(12) United States Patent (10) Patent No.: US 8,080,983 B2

Schaeff, LLP. 22 Filed: Nov. 2, 1998 (51) Int. Cl."... B21D 51/ U.S. Cl... 72/329; 72/ Field of Search... 72/327, 328, 329, 72/348

(12) United States Patent

(12) United States Patent

(12) Patent Application Publication (10) Pub. No.: US 2002/ A1

part data signal (12) United States Patent control 33 er m - sm is US 7,119,773 B2

(12) United States Patent (10) Patent No.: US 7,557,649 B2

6,064,277 A * 5/2000 Gilbert 331/117 R 6,867,658 Bl * 3/2005 Sibrai et al 331/185 6,927,643 B2 * 8/2005 Lazarescu et al. 331/186. * cited by examiner

United States Patent (19.

73 Assignee: Dialight Corporation, Manasquan, N.J. 21 Appl. No.: 09/144, Filed: Aug. 31, 1998 (51) Int. Cl... G05F /158; 315/307

(12) United States Patent

(12) United States Patent

(12) United States Patent (10) Patent No.: US 6,438,377 B1

(12) Patent Application Publication (10) Pub. No.: US 2005/ A1

/ 7. 2 LOWER CASE. (12) United States Patent US 6,856,819 B2. Feb. 15, (45) Date of Patent: (10) Patent No.: 5 PARASITIC ELEMENT

(12) United States Patent

LOADVD. United States Patent (19) Zommer. 5,063,307 Nov. 5, (11 Patent Number: (45) Date of Patent:

United States Patent (19) Harnden

USOO A United States Patent (19) 11 Patent Number: 5,889,643 Elms (45) Date of Patent: Mar. 30, 1999

(12) Patent Application Publication (10) Pub. No.: US 2016/ A1

(12) United States Patent

(12) United States Patent (10) Patent No.: US 6,940,338 B2. Kizaki et al. (45) Date of Patent: Sep. 6, 2005

Transcription:

USOO5804867A United States Patent (19) 11 Patent Number: 5,804,867 Leighton et al. (45) Date of Patent: Sep. 8, 1998 54) THERMALLY BALANCED RADIO 5,107,326 4/1992 Hargasser... 257/579 FREQUENCY POWER TRANSISTOR 5,210,439 5/1993 Conzelmann et al.... 257/587 5,317,176 5/1994 Schaper et al.... 257/287 75 Inventors: Larry Leighton, Santa Cruz, Calif.; 5,488,252 1/1996 Johansson et al.... 257/579 Ted Johansson, Djursholm; Bertil FOREIGN PATENT DOCUMENTS Skoglund, Sollentuna, both of Sweden 02026033 1/1990 European Pat. Off.. 73 Assignee: Ericsson Inc., Morgan Hill, Calif. O 560 123 A2 2/1993 European Pat. Off.. 0 716 456 A1 12/1995 European Pat. Off.. 2-26033 1/1990 Japan. 21 Appl. No.: 720,574 3-131038 6/1991 Japan... 257/582 1-1. 6-037098 2/1994 Japan... 257/579 22 Filed: Oct. 2, 1996 WO 96/14665 5/1996 WIPO. (51) Int. Cl.... H01L 27/102 Primary Examiner Tom Thomas 52 U.S. Cl.... 257/580; 257/579; 257/582; Assistant Examiner David B. Hardy 257/587 Attorney, Agent, or Firm-Lyon & Lyon LLP 58 Field of Search... 257/580, 581, 257/578,579,582,587,5ss 57 ABSTRACT An RF power transistor having improved thermal balance 56) References Cited characteristics includes a first emitter electrode and a base U.S. PATENT DOCUMENTS electrode formed on a Silicon die, each having a multiplicity of parallel electrode fingers. A Second emitter electrode is it,2. 15 W - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 2.s: formed over the base electrode, and is electrically connected 214-2 Ol'......................... - - - - to the first emitter electrode. Ballast resistors are formed in C. $42, Belmanns et al. - - - 2. a Substantially evenly spaced manner on each side the 4.091.409 5/1978 Wheatley, Jr.". - - - - - - - - r 257/580 Silicon die, in Series with at least Some of the electrode 4.161740 7/1979 Frey...m. 357/36 fingers of the first emitter electrode and in Series of at least 4,682,197 7/1987 Villa et al.... 357/36 Some of the electrode fingers of the Second emitter electrode. 4,769,688 9/1988 Cotton...... 357/36 5,023,189 6/1991 Bartlow... 437/8 5 Claims, 3 Drawing Sheets e B E. t a/*\ ) /*\N 1. HC. s - 16 30-4t-slav 2- to i8 -- 12 22-12 20-a- ls---i4 26 : 2) resis - B g?" 3. C E-5 L CE t \ io in /

U.S. Patent Sep. 8, 1998 Sheet 1 of 3 5,804,867 SER) S fig / (PRIORART)

U.S. Patent Sep. 8, 1998 Sheet 2 of 3 5,804,867 - f/g 2 (PRIORART) 2O 14 2. 3O 32 ' 28 28 HC30 16 FIG. 4 3O 4. ASE-H 28

U.S. Patent Sep. 8, 1998 Sheet 3 of 3 5,804,867 FIG 5

1 THERMALLY BALANCED RADIO FREQUENCY POWER TRANSISTOR BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention pertains to radio frequency (RF) power transistors. 2. State of the Art Radio frequency (RF) power transistors are commonly used in amplification Stages for radio base Station amplifiers. Such transistors are also widely used in other RF-related applications, Such as, e.g., cellular telephones, paging Systems, navigation Systems, television, avionics, and mili tary applications. Such transistor devices are typically formed by one or more transistor cells fabricated on a Silicon wafer, referred to as a transistor chip. The transistor chip is then attached to an insulating layer, normally a ceramic Substrate. The ceramic Substrate is itself attached to a mounting flange, and a protective cover is placed over the Substrate and transistor chip, thereby forming a component transistor package. Various electrically conductive (e.g., metal) leads are attached to, and extend away from the package (i.e., outside the protective cover) to connect common terminals of the transistor chip to external circuit elements, e.g., located in a pc board along with the transistor package. For example, in a bipolar junction type transistor, respective electrical leads attached to the package are connected to a base, emitter and collector of the transistor chip. RF power transistors used for power amplification at high frequencies need to meet numerous detailed requirements for output power, gain, ruggedness, efficiency, Stability, bandwidth, etc., and at a specified Supply Voltage and operating frequency. For example, the operating frequencies for modern telecommunication electronics range from Sev eral hundred megahertz ( MHz), up into the microwave region. The output power requirements for Such high fre quency transistors may range from a few watts up to Several hundred watts, often employing many paralleled transistor chips in a Single package. Further, Such high frequency power transistors may often operate at large Signal levels and high current densities. Computer modeling tools presently available are often not sufficient to predict detailed behavior or performance of the transistors being used in Such appli cations. In use, RF transistors will often dissipate significant heat and localized hot spots can develop. If the temperatures of the hot spots rise too high, the electrical characteristics of the transistor may change, leading to degraded performance. Under more extreme conditions, areas of the Semi-conductor material forming the transistor can melt, causing permanent degraded performance, or even complete failure of the device. Accordingly, the thermal or heat dissipation perfor mance of RF power transistors must be carefully considered. Indeed, an ongoing challenge in the design of RF transistors is achieving better thermal balance. Thermal balance refers to how heat is distributed in the transistor package. Designs that have better thermal balance generally suffer less from the effects of hot spots. While the principles of achieving better thermal balance Suggest the use of a uniform arrange ment of heat dissipating elements within the transistor, the electrical characteristics of a transistor often have conflicting needs. For example, the electrical characteristics of a tran Sistor layout may require the location of Several heat dissi pating elements relatively close together. Because of thermal instability and heat dissipation effects, various techniques have been used to more evenly distribute 5,804,867 15 25 35 40 45 50 55 60 65 2 the current flow in the transistor. One Such technique is to add electrical resistance to each Segment of the transistor, Such that an increase in current through a particular emitter will be limited by the resistor. This technique is known as emitter ballasting. For example, a conventional power tran sistor layout is shown in FIG. 1, wherein a plurality of respective ballasting resistors R are formed in Series with a plurality of respective electrode fingers F of an emitter electrode E, either by diffusion, ion implantation, or depo Sition of a Suitable metal-e.g., nickel-chromium (NiCr)- on top of a silicon dioxide layer (not shown). The transistor also includes a plurality of the respective electrode fingers G of a base electrode formed on the Silicon dioxide layer, wherein the respective emitter and base electrode fingers are interdigitated. While emitter ballasting of the type shown in FIG. 1 is generally effective in preventing thermal runaway, it does not necessarily achieve a highly uniform thermal distribu tion. More particularly, as can be seen from a cross-section of the transistor cell taken across a respective emitter finger F shown in FIG. 2, two heat conduction Sources are present. A first heat Source is the active area of the transistor cell itself, designated as "AA'. A Second heat Source is the respective ballast resistor R. Each of these heat Sources conducts heat downwardly into the Silicon Substrate in a conical pattern, commonly referred to as a heat cone, HC'. For purposes of illustration, the heat cone from the active area AA of the transistor cell is designated as HCAA, and the heat cone from the respective ballast resistor R is desig nated as HC. As can be observed in FIG. 2, because the respective heat cone HC generated by the emitter ballast resistor R is generally less than that generated by the active transistor cell area, HCAA the overall heat distribution of the respective heat cones, HCAA and HC, is non-uniform with respect to the Symmetry of the overall geometry formed on the Silicon layer, thereby causing adverse effects due to uneven heat distribution, Such as hot spots. Accordingly, there is a need for RF power transistors having improved thermal balance, and more uniform heat distribution. SUMMARY OF THE INVENTION The present invention overcomes the aforedescribed limi tations of prior art thermal balance and heat distribution techniques by providing a RF power transistor design Such that the generated heat output is made more uniform, thereby reducing hot Spots and providing a Substantially uniform heat distribution. In an exemplary preferred embodiment, an RF power transistor includes a Silicon die having a first emitter elec trode formed thereon along a first edge of the transistor and a base electrode formed thereon along an opposing edge, respectively, each respective electrode having a multiplicity of parallel, interdigitated electrode fingers. In accordance with a first aspect of the present invention, a Second inter digitated emitter electrode is formed underneath the base electrode-i.e., Spaced apart from, and opposing the first emitter electrode-wherein the first and Second emitter electrodes are electrically connected. Ballast resistors are formed on the Silicon die in Series with the electrode fingers of both the first and second emitter electrodes, wherein the ballasting resistors are uniformly and Symmetrically distrib uted along the respective sides of the transistor cell bound aries. In this manner, Symmetrically balanced heat cones are generated on opposing Sides of the active area of the

3 transistor cell, thereby providing a Substantially uniform heat distribution. In accordance with yet another aspect of the invention, by locating the Second emitter electrode underneath the base electrode, the Second emitter electrode Substantially reduces the collector-base capacitance of the transistor, which can also impact negatively on performance. This and other aspects, objects, advantages and features of the present invention will be more fully understood and appreciated by those skilled in the art upon consideration of the following detailed description of a preferred embodiment, presented in conjunction with the accompany ing drawings. BRIEF DESCRIPTION OF THE DRAWINGS: The drawings illustrate both the design and utility of a preferred embodiment of the present invention, in which: FIG. 1 is a plan view of a known interdigitated RF power transistor geometry, illustrating a conventional ballasting resistor arrangement; FIG. 2 is a diagram of the heat conduction pattern produced along a cross Section of the transistor of FIG. 1; FIG. 3 is a simplified plan view of a preferred interdigi tated RF power transistor geometry, in accordance with the present invention; FIG. 4 is a diagram of the heat conduction pattern produced along a cross Section of the preferred transistor of FIG. 3; and FIG. 5 is a simplified enlarged view of a portion of the preferred transistor of the FIG. 3. DETAILED DESCRIPTION OF THE DRAWINGS Referring to FIGS. 3 and 5, a preferred RF power tran sistor cell 10 formed on a silicon die (not shown) has a first interdigitated emitter electrode 12 formed along a first side 14. The first emitter electrode 12 has a plurality of electrode fingers 16 formed in a known geometry, Such as that shown in FIG. 1. For purposes of clarity, only a single electrode finger 16 is shown. A base electrode 18 is formed along a second side 20 of the transistor cell 10, also having a plurality of electrode fingers (shown as dashed lines in FIG. 5) formed in a known geometry, Such as that shown in the transistor cell of FIG. 1. In accordance with a general aspect of the invention, a Second interdigitated emitter electrode (partially shown) 22 is formed Underneath the base electrode 18-i.e., spaced apart from the first emitter electrode 12 along the Second side 20 of the transistor cell 10. The second emitter electrode 22 is electrically connected to the first emitter electrode 12 by a conductor 24. The second emitter electrode 22 also has a plurality of electrode fingers 26 formed in the Same way as the first emitter electrode 12-i.e., in a known geometry Such as that shown in the transistor cell of FIG. 1. Again, however, for purposes of clarity, only a Single finger 26 of the second emitter electrode 22 is shown. The second emitter electrode 22 preferably extends along the entire length of the transistor cell 10 i.e., coextensive with the length of the first emitter electrode 12-although FIGS. 3 and 5 show only a lower Segment. Also formed on the first side 14 of the transistor cell 10 are a plurality of ballast resistors 28, which are connected to, or otherwise formed in series with, the respective first emitter electrode fingers 16. Similarly, formed on the second side 20 of transistor cell 10 are a further plurality of ballast resistors 30, which are connected to, or otherwise formed in 5,804,867 15 25 35 40 45 50 55 60 65 4 Series with, respective Second emitter electrode fingers 26. The respective pluralities of ballast resistors 28 and 30 are preferably uniformly and Symmetrically distributed along the entire length of the respective sides of the transistor cell 10. Unlike the known transistor cell of FIG. 1, where the respective base and emitter electrodes are typically formed using a Single metal layer, the base electrode 18 and the Second emitter electrode 22 cannot be formed from the same metal layer, Since they are overlapping. Instead, two metal layers are used-i.e., one metal layer for the base electrode 18 and another metal layer for the respective first and second emitter electrodes 12 and 22. FIG. 4 shows the heat conduction pattern produced along a cross Section of the transistor cell 10, that is, through the active area 32 of the transistor cell and the respective emitter ballast resistor sites 28 and 30. AS can be observed, heat from the emitter ballast resistors 28 and 30 is symmetrically conducted along opposite Sides of the active transistor area 32. In particular, respective heat cones HCs and HC from the respective ballast resistor sites 28 and 30 are evenly Spaced along the opposing Sides of the heat cone HC formed by the heat generated from the active transistor cell area 32. Thus, the overall heat distribution of the transistor 10 is more uniform. A further advantage of the afore-described preferred embodiment is that the second emitter electrode 22 effec tively inserts a metal plate between the base electrode 18 and a collector layer (not shown) underlying the transistor cell 10. This reduces, if not eliminates, the negative impact of the capacitance otherwise formed between the base and collector electrodes. It will be appreciated by those of ordinary skill in the art that the invention can be embodied in other specific forms without departing from the Spirit or essential character thereof. The presently disclosed embodiment therefore, should be considered as illustrative and not restrictive. The invention should accordingly not be limited, except by the Scope of the following claims and their equivalents. What is claimed: 1. An RF power transistor comprising: a Silicon die; a first emitter electrode formed on a first side of the die and comprising a first plurality of emitter fingers, a base electrode formed on a Second Side of the die; a Second emitter electrode formed on the Second Side of the die and comprising a Second plurality of emitter fingers, the Second emitter electrode electrically con nected to the first emitter electrode, wherein a respec tive emitter finger of the first plurality of emitter fingers and a respective emitter finger of the Second plurality of emitter fingers collectively form a common active emitter region; a first plurality of ballast resistors formed on the first side of the die, and electrically connected to the first emitter electrode; and a Second plurality of ballast resistors formed on the Second Side of the die, and electrically connected to the Second emitter electrode. 2. The transistor of claim 1, wherein the first and second emitter electrodes are formed on a first metal layer and the base electrode is formed on a Second metal layer. 3. In an RF power transistor having respective interdigi tated first emitter and base electrodes formed on opposing Sides of a Silicon die, and of the type using emitter ballasting

S by employing one or more resistors in Series with one or more respective emitter fingers of the first emitter electrode, the improvement comprising: a Second emitter electrode Spaced apart from, and elec trically connected with, the first emitter electrode, the Second emitter electrode including a plurality of emitter fingers, and one or more ballast resistors connected in Series with respective emitter fingers of the Second emitter electrode, wherein a ballast resistor connected in Series with a respective emitter finger of the first emitter electrode is electrically connected with a respective ballast resistor connected in Series with an emitter finger of the Second emitter electrode. 4. The transistor of claim 3 wherein the transistor com prises a rectangular cell and the respective ballast resistors 5,804,867 15 6 are Substantially Symmetrically distributed along the entire length of opposing cell boundaries running lengthwise of the transistor. 5. In an RF power transistor having respective interdigi tated first emitter and base electrode layers formed on opposing Sides of a Silicon die and a common collector layer formed at least in part under the base electrode layer, a method for reducing the capacitance of the power transistor comprising: forming a Second emitter electrode layer between the respective base electrode and common collector layers, wherein the first and Second emitter electrode layers are electrically connected to form a common active emitter region.