Advanced Packaging Technology Symposium

Similar documents
The Future of Packaging ~ Advanced System Integration

Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller

Min Tao, Ph. D, Ashok Prabhu, Akash Agrawal, Ilyas Mohammed, Ph. D, Bel Haba, Ph. D Oct , IWLPC

Laminate Based Fan-Out Embedded Die Technologies: The Other Option

SiP packaging technology of intelligent sensor module. Tony li

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration

New Wave SiP solution for Power

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

MEDIA RELEASE FOR IMMEDIATE RELEASE. 8 November 2017

The Collaboration Engine: Enabling Innovation in Microelectronics

Semiconductor Process Diagnosis and Prognosis for DSfM

Advanced Wafer Level Packaging of RF-MEMS with RDL Inductor

MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016

Beyond State-of-the-Art: Integration of MEMS in Fan-Out Wafer-Level Packaging Technology based System-in-Package (WLSiP)

Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract)

TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President

Adaptive Patterning. ISS 2019 January 8th

15 APRIL 2015 A*STAR S IME SMART DEVICES. capabilities. Semiconductors, Technologies, multi-functional. Page 1 of

Opportunities and challenges of silicon photonics based System-In-Package

SWTW 2000, June Assessing Pad Damage and Bond Integrity for Fine Pitch Probing

2016 Substrate & Package Technology Workshop Highlight

MAPPER: High throughput Maskless Lithography

Organic Packaging Substrate Workshop Overview

Market and technology trends in advanced packaging

WORLD ANGEL INVESTMENT SUMMIT

Disruptive Developments for Advanced Die Attach to Tackle the Challenges of Heterogeneous Integration

450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc.

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538

2015 ITRS/RC Summer Meeting

2D to 3d architectures: back to the future

Topics and Abstracts: Advanced Packaging Forum (Chairperson)

Semiconductor and LED Markets. Jon Sabol Vice President and General Manager Semiconductor and LED Division

Trends in Advanced Packaging Technologies An IMAPS UK view

Enabling concepts: Packaging Technologies

inemi OPTOELECTRONICS ROADMAP FOR 2004 Dr. Laura J. Turbini University of Toronto SMTA International September 26, 2005

Yole Developpement. Developpement-v2585/ Publisher Sample

7 th Asia Smart City Conference

SOLDER BUMP FLIP CHIP BONDING FOR PIXEL DETECTOR HYBRIDIZATION

Fan-Out Wafer Level Packaging Patent Landscape Analysis

Brief Introduction of Sigurd IC package Assembly

Chapter 7 Introduction to 3D Integration Technology using TSV

MEPTEC Roadmaps 2013 Session 1 Notes. Paul Werbaneth 3D InCites

International Technology Roadmap for Semiconductors. Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger - FormFactor

Midaz Micro-Slab DPSS Lasers:

Advances in stacked-die packaging

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

Theme (& Keynote) on Sep. 5: Innovation Policy in the Structural Transformation Era

The Advantages of Integrated MEMS to Enable the Internet of Moving Things

International Technology Roadmap for Semiconductors. Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger FormFactor

3D ICs: Recent Advances in the Industry

Fan-Out Wafer Level Packaging Patent Landscape Analysis

Advanced Packaging Solutions

Innovative Embedded Technologies to Enable Thinner IoT/Wearable/Mobile Devices

Diverse Lasers Support Key Microelectronic Packaging Tasks

APEC SME Business Forum

3D PLUS technology and offer

WORLD ANGEL INVESTMENT SUMMIT

Integrated Photonics using the POET Optical InterposerTM Platform

TCP-3182H. 8.2 pf Passive Tunable Integrated Circuits (PTIC)

Roadmap Symposium Web Link

ABOUT THE MINISTERIAL PROGRAMME

Global Artificial Intelligence (AI) Semiconductor Market: Size, Trends & Forecasts ( ) August 2018

Advanced Embedded Packaging for Power Devices

Challenges of Ultra-thin LGA Package for Fingerprint Sensors

IEEE HIR ROADMAP MORNING

Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc.

Si photonics for the Zettabyte Era. Marco Romagnoli. CNIT & TeCIP - Scuola Superiore Sant Anna

Advanced High-Density Interconnection Technology

Day One 13 March Day Two 14 March 2019

Welcome and Opening Remarks

Thermal Management in the 3D-SiP World of the Future

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology

IMAPS NE 45 A HETEROGENEOUS SIP SOLUTION FOR RF APPLICATIONS

(Complementary E-Beam Lithography)

INSPECTION AND REVIEW PORTFOLIO FOR 3D FUTURE

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

Fraunhofer IZM - ASSID

Amkor s 2.5D Package and HDFO Advanced Heterogeneous Packaging Solutions

License to Speed: Extreme Bandwidth Packaging

Mask Technology Development in Extreme-Ultraviolet Lithography

Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap

Electronic Costing & Technology Experts

ANNUAL DFMPro USER MEET

Silicon Photonics Photo-Detector Announcement. Mario Paniccia Intel Fellow Director, Photonics Technology Lab

Status of Panel Level Packaging & Manufacturing

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D

Through Glass Via (TGV) Technology for RF Applications

GS Taipei Workshop 2018 Shaping the Future of an Inclusive Digital Society March 28, 2018 Venue: Ambassador Hotel Taipei

LeBen Semiconductor Inc. PRODUCTS. 216, Doha-ri Munbaek-myeon, Jincheon-gun, Chungcheongbuk-do, , KOREA http ://

Autodesk Learning Partner Summit FY19 Partner Roadmap. Ron Richard Senior Manager Strategic Initiatives and Enablement

Architecture ISCA 16 Luis Ceze, Tom Wenisch

SHENMAO Technology Inc. Your Ultimate Choice for Solder

Harris International Users Conference and Training Symposium April 28 - May 2, 2019

Thinning of IC chips

Electroless Bumping for 300mm Wafers

A Study on Package Stacking Process for Package-on-Package (PoP)

Substrates Lost in Translation

ABSTRACTS Wednesday 20th of June Short courses

FOURTH AUSTRALIASINGAPORE RELATIONSHIP CONFERENCE Digital Transformation & Entrepreneurship: Implications for Australian and Singaporean Business and

World Manufacturing Foundation

Transcription:

Advanced Packaging Technology Symposium

General Information Date Wednesday, September 7 th, 2016 Venue Theme Forum Chairman Moderator 08:30 17:00 (08:30 09:00 for registration) Grande Luxe Banquet Grand Ballroom, Chinatrust Financial Building Fan Out Solutions Cost effective FO Solution, 3D/SiP FO solution, Fine Patterning Mr. Mike Liang / 梁明成, President, Amkor/ Vice Chairman, SEMI PKG&TEST Committee Mr. Min Yoo/ 柳敏, Vice President, Amkor Technology Taiwan, Inc.

Advanced Packaging Technology Symposium Theme: Fan Out Solutions Cost effective FO Solution, 3D/SiP FO solution, Fine Patterning Outline Typical technology stream of advanced packages have been pursuing the needs for higher performance with lower power consumption, especially in mobile devices. However, various applications are recently driving new trends and innovations which are Internet of Things, Wearable Electronics, and Automotive Electronics as well Mobile Handsets. Wafer Level Package (WLP) driving stronger unit volume growth is one of typical example for best scaling with chip size package platform, but has the limitation to get high I/O density. Obviously, Wafer Level Fan-Out (WLFO) has been introduced into production to provide high I/O density as a solution by extending package size without using substrate. And it enables the creation of 3D structure and side by side integration of multiple dies. However 3D and side by side integration capabilities of traditional WLFO are limited by processes and equipment used for circuit patterning. This includes very dense routing between multiple dies, fine pitch vertical interface for 3D stack, passive integration for SiP and package profile reduction. In this year, Advanced Packaging Technology Forum will be get emphasized to provide various Fan out solution by experts and valuable topics (Cost effectiveness, 3D/SiP and Fine patterning) interacting with core advanced packaging technology to overcome technical hurdle for fan out packages.

SEMICON 2016 Adv. PKG Forum Tentative Agenda Topic & Speaker 08:30-09:00 Registration 09:00-09:03 Welcome Remarks by SEMI Executives Mr. Peter Gillespie, Chief Marketing Officer, SEMI 09:03-09:10 Opening Remarks & Moderator Mr. Min Yoo/, Vice President, Amkor Technology Taiwan, Inc. 09:10-09:35 Emerging Trends and Applications of IoT in Post-Smartphone Era Mr. Ray Yang/, Deputy Program Director, IEK Choice of Wafer Level Fan Out or Panel Level Fan Out 09:35-10:00 Dr. ChoonHeung Lee, Vice President/ Global CTO,Advanced Packaging, Lam Research USA 10:00-10:25 Advanced Fan Out Packaging Roadmap Mr. Ron Huemoeller, Corporate VP/Head of WWRD & Technology Strategy, Amkor 10:25-10:45 Break 10:45-11:10 Fan Out, the Next Wave Heterogeneous Integration Solution Mr. Walter Jau/, Sr. Technical Director, ASE 11:10-11:35 Full-field Projection Scanner Patterning Resolution and Overlay Performance Dr. Markus Arendt, President, SUSS MicroTec Photonic Systems, Inc. 11:35-12:00 Multi Beam Laser Dicing Technology for Chipping Free WLCSP Mr. Peter Dijstra, Director Sales, Service & Marketing, ASM 12:00-13:30 Lunch Break

SEMICON 2016 Adv. PKG Forum Tentative Agenda Topic & Speaker 13:30-13:35 Opening Remarks & Moderator Mr. Min Yoo/ 柳敏, Vice President, Amkor Technology Taiwan, Inc. 13:35-14:00 Plasma Dicing: More Die Stronger Die Mr. Richard Barnett, Manager, Etch Products, SPTS 14:00-14:25 Innovative Wafer Molding System for Fan Out Mr. Akira Katsuyama, Sales Professional, APIC YAMADA CORPORATION Understanding and Mitigating Electrodeposition Throughput 14:25-14:50 Limitations Dr. Steven Mayer, Managing Director and Corporate Fellow, Lam Research 14:50-15:15 Solder Alloy Development for FOWLP Mr. Hikaru Nomura, Solder Technical Center Reseacher, Senju 15:15-15:35 Break Optimizing Equipment Selection for Diverse Fan-Out Process 15:35-16:00 Flows Mr. Tom Strothmann, Director Product Management, Kulicke & Soffa 16:00-16:25 Integrated Die-level E-test, Vision and T&R Solutions for WLCSP Mr. Fumiaki Shigeoka, Chief Technology Officer, Ueno SEIKI 16:25-16:50 Topic: TBD Protec 16:50 Adjournment