International Research Journal of Engineering and Technology (IRJET) e-issn: Volume: 03 Issue: 07 July p-issn:

Similar documents
Comparison of GA and PSO Algorithms in Cascaded Multilevel Inverter Using Selective Harmonic Elimination PWM Technique

THD Minimization in Single Phase Symmetrical Cascaded Multilevel Inverter Using Programmed PWM Technique

An Implementation of 9-Level MLI using IPD-Topology for Harmonic Reduction

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

Harmonic Minimization for Cascade Multilevel Inverter based on Genetic Algorithm

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

DWINDLING OF HARMONICS IN CML INVERTER USING GENETIC ALGORITHM OPTIMIZATION

Total Harmonic Distortion Minimization of Multilevel Converters Using Genetic Algorithms

Reduction of THD in Thirteen-Level Hybrid PV Inverter with Less Number of Switches

IMPLEMENTATION OF MODIFIED REDUCED SWITCH MULTILEVEL INVERTER USING MCPWM AND MSPWM TECHNIQUES

A Comparative Survey On Harmonic Optimization Of Multilevel Inverter

THD Minimization of 3-Phase Voltage in Five Level Cascaded H- Bridge Inverter

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

Implementation of simulation based novel PWM scheme for harmonic reduction in three phase voltage source converter.

A COMPARATIVE STUDY OF HARMONIC ELIMINATION OF CASCADE MULTILEVEL INVERTER WITH EQUAL DC SOURCES USING PSO AND BFOA TECHNIQUES

A Novel Three Phase Asymmetric Multilevel Inverter with. Series H-bridges

Simulation of Single Phase Multilevel Inverters with Simple Control Strategy Using MATLAB

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

Development of Multilevel Inverters for Control Applications

Simulation and Experimental Results of 7-Level Inverter System

Study of five level inverter for harmonic elimination

Implementation of Novel Low Cost Multilevel DC-Link Inverter with Harmonic Profile Improvement

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

Series Parallel Switched Multilevel DC Link Inverter Fed Induction Motor

A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches

A 5-Level Single Phase Flying Capacitor Multilevel Inverter

THD Minimization of the Output Voltage for Asymmetrical 27-Level Inverter using GA and PSO Methods

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches

SELECTIVE HARMONIC ELIMINATION ON A MULTILEVEL INVERTER USING ANN AND GE- NETIC ALGORITHM OPTIMIZATION

COMPARATIVE ANALYSIS OF SELECTIVE HARMONIC ELIMINATION OF MULTILEVEL INVERTER USING GENETIC ALGORITHM

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.

SWITCHING FREQUENCY HARMONIC SELECTION FOR SINGLE PHASE MULTILEVEL CASCADED H-BRIDGE INVERTERS

Three Phase 11-Level Single Switch Cascaded Multilevel Inverter

ISSN Vol.05,Issue.05, May-2017, Pages:

A Novel Cascaded Multilevel Inverter Using A Single DC Source

A Simplified Topology for Nine level Modified Cascaded H-bridge Multilevel Inverter with Reduced Number of Switch & Low THD

Cascaded Connection of Single-Phase & Three-Phase Multilevel Bridge Type Inverter

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding

GA Based Selective Harmonic Elimination for Multilevel Inverter with Reduced Number of Switches

HARMONIC ELIMINATION IN MULTILEVEL INVERTERS FOR SOLAR APPLICATIONS USING DUAL PHASE ANALYSIS BASED NEURAL NETWORK

Switching Angle Calculation By EP, HEP, HH And FF Methods For Modified 11-Level Cascade H-Bridge Multilevel Inverter

Electrical Distribution System with High power quality Based on Power Electronic Transformer

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM

A Novel Three Phase Asymmetric Multi Level Inverter Fed To Induction Motor Drive

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

ADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS

ISSN: International Journal of Science, Engineering and Technology Research (IJSETR) Volume 1, Issue 5, November 2012

THREE PHASE SEVENTEEN LEVEL SINGLE SWITCH CASCADED MULTILEVEL INVERTER FED INDUCTION MOTOR

CHAPTER 5 PERFORMANCE EVALUATION OF SYMMETRIC H- BRIDGE MLI FED THREE PHASE INDUCTION MOTOR

HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING GENETIC ALGORITHMS

SPACE VECTOR PULSE WIDTH MODULATION SCHEME FOR INTERFACING POWER TO THE GRID THROUGH RENEWABLE ENERGY SOURCES

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

A COMPARITIVE STUDY OF THREE LEVEL INVERTER USING VARIOUS TOPOLOGIES

Multilevel DC-link Inverter Topology with Less Number of Switches

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

Hybrid Five-Level Inverter using Switched Capacitor Unit

Timing Diagram to Generate Triggering Pulses for Cascade Multilevel Inverters

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources

Three Phase 15 Level Cascaded H-Bridges Multilevel Inverter for Motor Drives

Power Quality Enhancement of Diode Clamped Multilevel Inverter Using Different Modulation Schemes

MODIFIED CASCADED MULTILEVEL INVERTER WITH GA TO REDUCE LINE TO LINE VOLTAGE THD

Implementation of a Low Cost PWM Voltage Source Multilevel Inverter

The Application of Genetic Algorithms in Electrical Drives to Optimize the PWM Modulation

COMPARATIVE STUDY ON MCPWM STRATEGIES FOR 15 LEVEL ASYMMETRIC INVERTER

Diode Clamped Multilevel Inverter for Induction Motor Drive

Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive

Speed Control of Induction Motor using Multilevel Inverter

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

INVESTIGATION ON SINGLE PHASE ASYMMETRIC REDUCED SWITCH INVERTER WITH HYBRID PWM TECHNIQUES

CASCADED H-BRIDGE THREE-PHASE MULTILEVEL INVERTERS CONTROLLED BY MULTI-CARRIER SPWM DEDICATED TO PV

SIMULATION OF THREE PHASE MULTI- LEVEL INVERTER WITH LESS NUMBER OF POWER SWITCHES USING PWM METHODS

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

SEVEN LEVEL HYBRID ACTIVE NEUTRAL POINT CLAMPED FLYING CAPACITOR INVERTER

CHAPTER 6 IMPLEMENTATION OF FPGA BASED CASCADED MULTILEVEL INVERTER

Selective Harmonics Elimination Of Cascaded Multilevel Inverter Using Genetic Algorithm

A New Multilevel Inverter Topology of Reduced Components

DIFFERENTIAL EVOLUTION TECHNIQUE OF HEPWM FOR THREE- PHASE VOLTAGE SOURCE INVERTER

Single Phase Multi- Level Inverter using Single DC Source and Reduced Switches

Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability.

MULTILEVEL INVERTER WITH LEVEL SHIFTING SPWM TECHNIQUE USING FEWER NUMBER OF SWITCHES FOR SOLAR APPLICATIONS

A Modified Apod Pulse Width Modulation Technique of Multilevel Cascaded Inverter Design

A Novel Five-level Inverter topology Applied to Four Pole Induction Motor Drive with Single DC Link

Selective Harmonic Elimination of Five-level Cascaded Inverter Using Particle Swarm Optimization

Multilevel Inverters : Comparison of Various Topologies and its Simulation

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

International Journal of Scientific & Engineering Research, Volume 5, Issue 4, April-2014 ISSN

High Current Gain Multilevel Inverter Using Linear Transformer

GIFT,Bhubaneswar, [2] GIFT Bhubaneswar, [3] GIFT Bhubaneswar

Grid Tied Solar Panel Interfacing using 2( Level Inverter with Single Carrier Sinusoidal Modulation; where N is the number of H-bridges

Implementation of New Three Phase Modular Multilevel Inverter for Renewable Energy Applications

An Efficient Cascade H-Bridge Multilevel Inverter for Power Applications

Modeling and Analysis of Novel Multilevel Inverter Topology with Minimum Number of Switching Components

Original Article Development of multi carrier PWM technique for five level voltage source inverter

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

Transcription:

Performance Analysis of Different Soft Techniques Applied in Multilevel Inverter for Harmonic Elimination R. Rakshitha 1, Vishwanath B.R 2 1 PG Student, Dept. of Electronics and Communication Engineering, Rajeev Institute of Technology Hassan, Karnataka Email: rrakshu91@gmail.com 2 Asst. Professor, Dept. of Electronics and Communication Engineering, Rajeev Institute of Technology Hassan, Karnataka Email: vishwa_br@yahoo.co.in ---------------------------------------------------------------------***--------------------------------------------------------------------- Abstract - Now a day s Microcontroller is found to be very advantageous in developing electronics circuit. It has shorter0design cycle, lesser0complexity, lower0cost and higher0density. This project presents a Microcontroller based gate signal generator for Cascaded Multilevel inverter employing a selective Harmonic Elimination Pulse width modulation (SHEPWM) switching strategy to regulate its output voltage. There are totally different Soft switching optimization techniques, here during this project some special improvement techniques like Genetic algorithmic program (GA), Particle Swarm improvement (PSO) are applied MLI to determine the switching angles. The switching0angles are calculated such that0the constraints of SHEPWM are met which controls the switching of the thereby0eliminating the lower order0 harmonics and minimizing the Total0Harmonic Distortion (THD) while maintaining0the required fundamental voltage. Simulation0results are observed0in SIMULINK.The switching angles obtained from0the MATLAB are used in PIC0to generate the pulses. The structure0is then implemented0in PIC. The PIC kit is interfaced0with the 9 level hardw are and the results are observed0in oscilloscope. Key Words: PWM, GA, PSO, SHEPWM. 1. Introduction Electrical energy is particularly valuable goods and plenty of market studies demonstrate that the demand for electricity is regularly increasing exponentially [2]. Currently a day s electricity has become a really basic necessity of human race. It s needed nearly for each and every work in our day to day life. India although could be a developing country nearly 30-40% [5]of the people doesn't have the luxurious of electricity in their life and plenty of market surveys have shown that the demand for electricity is growing exponentially[5]. As a result of the restricted accessibility of electricity and ever increasing oil costs, however, a replacement technical age has begun associate age during which the goal is to scale back electricity consumption and promote analysis into different sources of energy. As a result, continuous enhancements are desperately required on the potency front altogether industrial and client applications. Inverters play an important role in conversion of DC current obtained from these renewable sources of energy into AC current. once this process is done there'll be some loss in power due to the presence of harmonics and total harmonic distortion.so so as to achieve maximum power conversion and to prevent the device from getting damaged it is desirable to remove these harmonics and to attenuate the THD[7]. Many researches square measure being carried enter this field to achieve output voltage with minimum THD. As a result of increasing demand of high power inverter unit, multilevel inverters square measure gaining more attention in industries [6]. In Multilevel electrical converter the output is obtained by adding many electrical converter units which ends with a step wave form which is nearer to a wave therefore reducing the THD. Multilevel electrical converter are used in low and high voltage applied in versatile AC transmission systems (FACTS), laminators, compressors, UPS systems, plasma, STATCOM applications etc,. In this paper Genetic algorithm (GA) and Particle swarm optimization technique (PSO) which is a computational heuristic search algorithm is used to find the switching angles from the non-linear transcendental equation of SHEPWM. GA and PSO provides optimization by finding the solution for the whole range of modulation index (M.I) unlike the conventional Newton-Rapson method[7] which fails to provide the solution for the whole range of M.I and reduces the harmonics instead of eliminating them. The main aim of this paper is to eliminate harmonics of three phase 9-level Using SHEPWM [5] based on GA and PSO while maintaining the required fundamental frequency. The simulation result shows that the SHEPWM efficiently eliminate the harmonics and minimizes the Total Harmonic Distortion (THD).Here results of both PSO and GA are compared and results are analyzed both in matlab and microcontroller. 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 529

2.1. GA Method 2. Proposed Work Genetic algorithm is applied to solve problems iteration by iteration. It is used to solve constrained and unconstrained problems. It is based on concept of natural selection. The complete process is divided as selection, mutation and crossover [6]. The below diagram shows the flowchart of genetic algorithm: Different steps followed in the implementation of the GA are as follows: Step 1: Initialization of tournament number and population number PSO is used as a search space for a given problem. It is used to find the settings required to enlarge a particular problem [7].PSO is derived with two different concepts first swarm intelligence is observed by habits of different kinds of animals. Examples are birds and fish. Next it is derived with different computation. PSO was invented by Kennedy & Eberhart. It came into existence in 1995.Influenced by social manner and movement economics of insects, birds and fish. Worldwide upgrade-less suited search method Suited to variation in problems. Here the output is comparable to Genetic algorithms. It is applied for different types of problems. Step 2: Random generation of bits. Step 3: Calculation of string values. Step 4: Define upper and lower bounds. Step 5: Fitness value calculation. Step 6: Tournament selection. Step 7: Parent and children selection for crossover and mutation. Step 8: Fitness function evaluation. Step 9: Converged output (Switching angles) Fig 2: Flowchart of PSO algorithm [7] 3. Methodology 2.2 PSO Method Fig 1: Flowchart of GA algorithm [5] The PSO algorithm consists of just three steps, which are repeated until some stopping conditions: Evaluate the fitness of each particle. Update individual and global best fitness s and positions Update velocity and position of each particle 9-level cascaded multilevel inverters are developed in Simulink. MATLAB/SIMULINK software is used for simulation and verification of proposed PWM strategy for multilevel inverters. The pulses required for are obtained using SHEPWM technique and optimization is achieved by comparing with different soft techniques such as GA, PSO algorithms. Pulses are generated using Microcontroller. The processor is designed using C coding method, simulated using MP Lab simulator and implemented using PICKIT2 synthesis tool. PICKIT2 synthesis tool is used to interface with the hardware and the results are observed in oscilloscope. Discuss the results obtained from both MATLAB/SIMULINK and Microcontroller. 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 530

4. Implementation 4.1. Calculation of switching angle Harmonic distortion of waveform is mainly observed switching angles for each voltage is calculated. In project switching angles are calculated for both PSO and GA are calculated. When the angels are good, the corresponding THD will also be good. Here PSO gives the good performance and THD value is very less. For calculating the switching angle, the output waveform should be considered. The output is represented by the term r (t), Using the above equation corresponding angles can be calculated. The below table represents the angles calculated for GA algorithm. M.I a1 a2 a3 0.1 5 40 60 0.2 10 35 65 0.3 25 45 82 0.4 15 30 72 0.5 20 40 70 0.6 25 35 65 0.7 5 30 60 0.8 15 40 70 0.9 30 45 82 1 20 30 80 Table 1: switching angles for different modulation index obtained from GA M.I a1 a2 a3 0.1 6 42 63 0.2 10 34 62 0.3 15 44 85 0.4 15 33 70 0.5 24 44 72 0.6 28 32 63 0.7 23 32 55 0.8 20 44 50 0.9 10 41 70 1 5 32 80 It is employed to characterize the one-dimensionality of audio systems and therefore the power quality of electrical power systems. Distortion issue could be a closely connected term, generally used as a word. In audio system, lower distortion suggests that the elements during a speaker unit, instrumentation or mike or different equipment turn out a additional correct replica of Associate in Nursing sound recording.... (2) By using the above equation the value of THD can be calculated. The below table represents the THD obtained by using the below equation. FIVE SEVEN NINE 5 th order 7 th order 9 th order THD in harmonics harmonics harmonics % 12.1% 14.9% 9.8% 33.3% 1.4% 1.8% 2.0% 28.0% 0.7% 0.01% 0.07% 13.6% Table 3: Comparison between 5, 7 and 9 level 4.3. Hardware Implementation The above figure shows the block diagram of hardware implementation. Here FPGA controller is used to generate the pulses. The coding for FPGA is done in HDL coding. Buffer is used to amplify the circuit. It acts as a non inverting amplifier. When controller is directly connected to hardware due to the reverse current a high voltage flows to the hardware. Therefore there will be damage to the circuit. Table 2: switching angles for different modulation index obtained from PSO 4.2. Calculation of total harmonic distortion The total harmonic distortion, or THD, of a symptom could be a measuring of the harmonic distortion and is outlined because the quantitative relation of the total of the facility's of all harmonic elements to the power of the elemental frequency. Fig 3: Hardware Implementation [4] 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 531

In order to avoid the damage driver circuit is used. The hardware consist of 2 H Bridges with 8 IGBT switches. It consists of 8 driver circuit with 2 buffers and a diode.3 step down transformers are used, 1 for controller and other 2 for 2 H bridges. Pulses are sent from controller, the corresponding waveform is seen in CRO or digital oscilloscope. 5. Results and discussion Figure 6 shows graph between the switching angles and the modulation index. In calculation of switching angle the firing angles as assumed as normalized values. Switching angles are then calculated by using the equation. Modulation index ranges from 0 to 1.PSO angle range is from 0 to 90.obtained angles are known as alpha 1, alpha 2, alpha 3 etc.when the obtained switching angles are good, there will be more THD reduction. Here in the project PSO is found to be having good switching angles. 5.1. Matlab Results Figure 4 shows the plotting of modulation index versus THD. The normalized value of modulation index is from 0 to 1.The graph shows the reduction of THD with modulation index. Here genetic algorithm is implemented and THD is reduced to 2.9.switching angles are calculated and then THD is calculated by putting those angles. Fig 6: modulation versus switching angles of PSO 5.2. Comparison Result Fig 4: Modulation Index versus THD of GA Figure 5 shows the plotting of switching angles versus Modulation index and from the graph it can be seen that for modulation index 0.8 the best solutions are obtained. The main advantage of using GA is that the solutions for the whole range of M.I can be obtained and the best solutions can be used to achieve optimization. Fig 5: Modulation Index versus Switching Angles of GA Fig 7: comparison of THD reduction of GA and PSO 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 532

Parameter GA method PSO method THD Reduction 2.9% 2.1% TABLE 4: Comparision result of GA and PSO 5.3 Hardware Result 6.2. References [1] Mariusz Malinowski, K. Gopakumar Jose Rodriguez, Marcelo A. Perez, Different topologies, control strategies and modulation techniques, IEEE TRANS. On computer applications, 2009. [2] Zhongyuan0Cheng, and Bin0Wu, A Novel0Switching Sequence0Design for Five-Level0NPC/H-Bridge Inverters0With Improved0Output Voltage0Spectrum and Minimized0Device Switching0Frequency, IEEE Trans. On Power Electronics, Nov02009. [3] Pablo Lezana, José Rodríguez, and Diego A. Oyarzún, Cascaded0Multilevel Inverter With0Regeneration Capability and Reduced0Number of Switches, IEEE Trans. On Industrial0Electronics, March02008. [4] Fang Gao, Gang Cui and Hongwei Liu, Integration of GA and Cultural algorithms for constrained optimization, IEEE Trans on industrial electronics, June 2006. Fig 8: Output staircase wave form of 9 levels 6. CONCLUSIONS The 5 level, 7 level and 9 level cascaded structure inverters area unit designed and enforced in MATLAB/SIMULINK. The pulses needed to drive the area unit generated by Selective Harmonic Elimination Pulse dimension Modulation technique. The shift angles for SHEPWM area unit calculated by Genetic rule and PSO rule. From the simulation results obtained that is listed within the table 1 it may be seen that because the range of levels will increase the entire Harmonic Distortion reduces. THD is 12.29%, the DC element is 0.036v. 5 th order harmonics is reduced to 0.7%, 7 th order harmonics is reduced to 0.01% and 9 th order harmonics is reduced to 0.07%.The hardware nine level is enforced in PIC platform and PIC KIT synthesis tool and also the simulation results area unit discovered in CRO. 6.1. Future Work In the proposed project Genetic Algorithm, PSO algorithm, is compared and THD is calculated.thd reduction in PSO algorithm is more when compared to the Genetic algorithm. Pulses are generated and applied to the 9 level hardware and the result is seen in CRO.As a future work one could try to develop algorithmic hardware in PIC platform and generate the signals by comparing the algorithms. And also higher level hardware can be implemented in the PIC platform. One could try to develop FPGA based 9 level hardware and generate the signals. [5] Deepak Singh and Ankit sirmorya, Solving real optimization problem using GA with employed BEE (GAEB), IEEE Trans on power electronics, 2009 [6] Arun Kumar and Gowdra Vinay Kumar, Design of gating pulse generation on FPGA using CORDIC Algorithm for, [EEE Trans. On computer science, 2011 [7] Jaco F.Schutte, The particle swarm optimization algorithm, IEEE TRANS.On structural applications, 2005. BIOGRAPHY R RAKSHITHA, pursuing M.Tech in VLSI Design and Embedded Systems at Rajeev Institute of Technology, Hassan. Completed B.E. in Electronics and Communication Engineering from Bangalore college of Engineering and Technology, Bangalore. Vishwanath B.R., presently working as Asst. Professor in Dept. of Electronics and Communication Engineering at Rajeev Institute of Technology, Hassan. Completed B.E. in Electronics and Communication Engineering from Ghousia College of Engineering, Ramnagar and Mtech from P.E.S.C.E, Mandya. 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 533