Advanced Analog Integrated Circuits. Precision Techniques

Similar documents
Overcoming Offset. Prof. Kofi Makinwa. Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands

ANALYSIS AND DESIGN OF CMOS SMART TEMPERATURE SENSOR (SMT)

Summary 185. Chapter 4

Index 1. A auto-zero auxiliary input stage 17 input offset storage 16 instrumentation amplifier 76 noise 19 output offset storage 15

A Single-Trim CMOS Bandgap Reference With a Inaccuracy of 0.15% From 40 C to 125 C

A Chopper Modulated Instrumentation Amplifier Using Spike Shaping and Delayed Modulation Techniques for MEMS Pressure Sensor

Design of Analog CMOS Integrated Circuits

Calibration of Offset Voltage of Op-Amp for Bandgap Voltage Reference Using Chopping Technique and Switched-Capacitor Filter

Noise George Yuan Hong Kong University of Science and Technology Fall 2010

Advanced Analog Integrated Circuits. Switched Capacitor Gain Stages

EE247 Lecture 24. EE247 Lecture 24

A 2.5 V 109 db DR ADC for Audio Application

Second-Order Sigma-Delta Modulator in Standard CMOS Technology

Low Power Low Noise CMOS Chopper Amplifier

Chapter 13: Introduction to Switched- Capacitor Circuits

Materials in this course have been contributed by Fernando Medeiro, José M. de la Rosa, Rocío del Río, Belén Pérez-Verdú and

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

Microelectronic Circuits

6. OpAmp Application Examples

HIGH-SPEED bandpass modulators are desired in

EE301 Electronics I , Fall

NPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.

Other Effects in PLLs. Behzad Razavi Electrical Engineering Department University of California, Los Angeles

Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

ECEN620: Network Theory Broadband Circuit Design Fall 2012

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS

A Two-Chip Interface for a MEMS Accelerometer

A Digital Readout IC with Digital Offset Canceller for Capacitive Sensors

Integrating a Temperature Sensor into a CMOS Image Sensor.

Data Converters. Springer FRANCO MALOBERTI. Pavia University, Italy

Semiconductor Detector Systems

THE pipelined ADC architecture has been adopted into

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4

SMART temperature sensors manufactured in standard

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS

Gábor C. Temes. School of Electrical Engineering and Computer Science Oregon State University. 1/25

Oversampling Data Converters Tuesday, March 15th, 9:15 11:40

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

REFERENCE circuits are the basic building blocks in many

Designing Interface Electronics for Smart Sensors

SWITCHED-CURRENTS an analogue technique for digital technology

z7 A single-stage comparator.

IN the present era, CMOS image sensors are being extensively

ADVANCES in CMOS technology have led to aggressive

Tuesday, March 22nd, 9:15 11:00

Low-Voltage Rail-to-Rail CMOS Operational Amplifier Design

All MOS Transistors Bandgap Reference Using Chopper Stabilization Technique

ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter

Atypical op amp consists of a differential input stage,

Lecture 10: Accelerometers (Part I)

High Voltage Operational Amplifiers in SOI Technology

L increasingly required for the following applications: 1)

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies

Designing CMOS folded-cascode operational amplifier with flicker noise minimisation

EE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting

Microelectronics Circuit Analysis and Design

A Successive Approximation ADC based on a new Segmented DAC

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR

DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

The Case for Oversampling

A/D Conversion and Filtering for Ultra Low Power Radios. Dejan Radjen Yasser Sherazi. Advanced Digital IC Design. Contents. Why is this important?

Design of High-Resolution MOSFET-Only Pipelined ADCs with Digital Calibration

List of Figures and Photos

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 12, DECEMBER

Cascode Bulk Driven Operational Amplifier with Improved Gain

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP

Digitally Tuned Low Power Gyroscope

INF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012

Understanding Delta-Sigma Data Converters

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

Design of Pipeline Analog to Digital Converter

3 ppm Ultra Wide Range Curvature Compensated Bandgap Reference

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications

Design for MOSIS Education Program

ISSCC 2006 / SESSION 16 / MEMS AND SENSORS / 16.1

A 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology

A new class AB folded-cascode operational amplifier

A DRY ELECTRODE LOW POWER CMOS EEG ACQUISITION SOC FOR SEIZURE DETECTION

A Low Power, 8-Bit, 5MS/s Digital to Analog Converter for Successive Approximation ADC

PROCESS and environment parameter variations in scaled

Publication [P3] By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)

MISMATCHES between MOS transistors pose a serious

G m /I D based Three stage Operational Amplifier Design

GOPALAN COLLEGE OF ENGINEERING AND MANAGEMENT Department of Electronics and Communication Engineering COURSE PLAN

INF4420 Switched capacitor circuits Outline

Copyright is owned by the Author of the thesis. Permission is given for a copy to be downloaded by an individual for the purpose of research and

DAT175: Topics in Electronic System Design

Chapter 12 Opertational Amplifier Circuits

Design of High-Speed Op-Amps for Signal Processing

BJT Amplifier. Superposition principle (linear amplifier)

Transcription:

Advanced Analog Integrated Circuits Precision Techniques Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 1

Topics Offset Drift 1/f Noise Mismatch 2

Motivation 3

Sources of Inaccuracies in ICs 4

Advanced Analog Integrated Circuits 1/f Noise Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 5

1/f Noise Spectrum 6

1/f Noise Other names: flicker noise, pink noise Caused by traps near Si/SiO2 interface Randomly capture and release carriers Less significant in BJT, JFET, bulk current flow (PMOS) Empirical models: D. Xie et al., SPICE Models for Flicker Noise in n-mosfets from Subthreshold to Strong Inversion, IEEE Trans. CAD, Nov 200, pp. 1293-1303. & i # $ = ( )* + $, -. / 0 $ K f is technology dependent, numbers for EE 240B: 180nm Process 65nm Process NMOS 4 10 6&7 A 9 F 6 10 6&7 A 9 F PMOS 2 10 6&7 A 9 F 3 10 6&7 A 9 F 7

1/f Noise Corner Frequency 8

1/f Noise Corner Frequency 9

Total 1/f Noise 10

Total 1/f versus Thermal Noise 11

MOS Model with Channel Noise Generator 12

Other MOSFET Noise Sources 13

Advanced Analog Integrated Circuits Shot Noise (Aside ) Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 14

Shot Noise in PN Junction 15

Shot Noise in BJTs 16

BJT Small Signal Noise Model 17

Advanced Analog Integrated Circuits Offset Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 18

Modeling Offset B. E. Boser 19

Sources of Error and Mitigation 20

Dynamic Offset Cancellation (DOC) Refs: [1] K. Makinwa, "Dynamic offset cancellation techniques in CMOS," ISSCC Tutorial, Feb. 2007 (available from SSCS website). [2] C.C. Enz and G.C. Temes, Circuit techniques for reducing the effects of opamp imperfections: autozeroing, correlated double sampling and chopper stabilization, Proc. IEEE, Nov. 1996, pp. 1584-1614. 21

DOC Techniques Comparison 22

DOC versus Trimming 23

Advanced Analog Integrated Circuits Auto Zeroing Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 24

Auto-Zeroing Principle 25

Auto-Zero Phase F 1 (DC Analysis) 26

Amplification Phase F 2 (DC Analysis) 27

Advanced Analog Integrated Circuits Auto Zeroing Noise Analysis Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 28

What Happens to Noise? 29

Noise Transfer Function 30

Noise Transfer Function 31

Noise Spectrum at Output 32

Advanced Analog Integrated Circuits Auto Zeroing Charge Injection Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 33

Mitigating Charge Injection Error 34

Reducing Charge Injection Error (1) 35

Reducing Charge Injection Error (2) 36

Multistage Offset Cancellation 37

Multistage Offset Cancellation 38

Comparator Example 39

Comparator Example: Circuit Details 40

Auto-Zeroing Residual Offset 41

Advanced Analog Integrated Circuits Chopper Stabilization Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 42

Chopping Idea 43

Chopping Concept 44

Square Wave Modulator 45

Time Domain 46

Frequency Domain 47

Frequency Domain 48

Advanced Analog Integrated Circuits Chopper Noise Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 49

Residual In-Band Noise 50

Residual In-Band Noise 51

Example [ Enz 1996 ] 52

Two-Stage Chopper Amplifier 53

Folded Cascode with Chopper 54

Advanced Analog Integrated Circuits Chopper Nonidealities Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 55

Finite Amplifier Bandwidth 56

Clock Feedthrough 57

Summary of Chopper Design Considerations 58

Advanced Analog Integrated Circuits Advanced Chopping Techniques Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 59

Objectives 60

Nested Chopping [ Bakker 2000 ] 61

Spike Dead-Banding [ Menolfi 2001 ] 62

Spike Bandpass Filter [ Menolfi 1999 ] 63

Ripple Reduction with AC Coupling 64

Ripple Reduction with SC Filter [ Bakker 1997 ] 65

Ripple Reduction with Digital Filter 66

Advanced Analog Integrated Circuits Chopper Amplifier Performance Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 67

Offset Compensated OpAmps 68

Implementation Example http://electronicdesign.com/analog/chopper-stabilized-op-amps 69

Chopping Summary 70

Advanced Analog Integrated Circuits Dynamic Element Matching Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 71

Application: Precision DAC 72

DEM Concept 73

DAC Application Example 74

Advanced Analog Integrated Circuits Temperature Sensor Example Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 75

CMOS Temperature Sensor [ Pertijs 2005 ] 76

Bandgap Temperature Sensing 77

Sensor Principle 78

A/D Conversion: SD Modulator 79

Temperature Sensor Block Diagram 80

(1) Accurate 1:p Ratio with DEM 81

Sigma-Delta Modulator 82

Sigma-Delta Circuit Implementation 83

Evaluation Other techniques used to get target performance: β insensitive I @ABC generation V @E curvature correction Nonlinear decimation filter V @E averaging between Q / and Q G 84