i S1 V IN i C1 i N i C2 i S2

Similar documents
A Novel Control Method for Input Output Harmonic Elimination of the PWM Boost Type Rectifier Under Unbalanced Operating Conditions

EFFECTIVE CURRENT CONTROL DESIGN AND ANALYSIS OF SINGLE PHASE INVERTER FOR POWER QUALITY IMPROVEMENT

Superposition, Thevenin and Norton. Superposition

Sinusoidal Steady State Analysis

5 October 2015 Stereo Cross-feed Network for Headphones 1 of 12 Copyright 2015 Peter H. Lehmann. All Rights Reserved.

Simplified Algorithm and Hardware Implementation for the (24, 12, 8) Extended Golay Soft Decoder Up to 4 Errors

ECE315 / ECE515 Lecture 5 Date:

Modified Venturini Modulation Method for Matrix Converter Under Unbalanced Input Voltage Conditions

Figure.1. Basic model of an impedance source converter JCHPS Special Issue 12: August Page 13

A High-Sensitivity Oversampling Digital Signal Detection Technique for CMOS Image Sensors Using Non-destructive Intermediate High-Speed Readout Mode

Pre-distortion Linearization for 64-QAM Modulation in Ka-Band Satellite Link

Figure 1. DC-DC Boost Converter

Mitigation of Harmonics by Shunt Active Power Filter using Synchronous Detection Method

Protection of insulated gate bipolar tr. t.

IMPROVEMENT OF THE QUALITY OF ELECTRICAL POWER BY A PHOTOVOLTAIC GENERATOR CONNECTED TO THE GRID

Shunt Active Filters (SAF)

Figure 1. DC-DC Boost Converter

Performance Evaluation of Survivable Multifiber WDM Networks

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM

Design and Construction of Automatic Voltage Regulator for Diesel Engine Type Stand-alone Synchronous Generator

A Control Strategy Based on UTT and ISCT for 3P4W UPQC

A photoplethysmograph experiment for microcontroller labs

High Speed ADC Sampling Transients

5 I. T cu2. T use in modem computing systems, it is desirable to. A Comparison of Half-Bridge Resonant Converter Topologies

Control of Chaos in Positive Output Luo Converter by means of Time Delay Feedback

An Optimal Method for Using Multiple Gateways in Cellular IP Networks

Implementation of Fan6982 Single Phase Apfc with Analog Controller

Power Control Assessment in Induction Heating Systems with Voltage Source Inverter and Resonant L-LC Load

Single-Phase SOGI-PLL Based Reference Current Extraction for Three-Phase Four-Wire DSTATCOM

VI.C CIRCUIT BREAKERS

-.. ANALOG DEVICES. HighSpeed,LowDrift FEYOperationalAmplifieṛ !'

Research on error compensation and measurement technology in robot flexible measurement

A method to reduce DC-link voltage fluctuation of PMSM drive system with reduced DC-link capacitor

High Gain Soft-switching Bidirectional DC-DC Converters for Eco-friendly Vehicles

A Novel Soft-Switching Two-Switch Flyback Converter with a Wide Operating Range and Regenerative Clamping

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION

Design of solar insolation power logging system with ADC error testing and correction

Research on Controller of Micro-hydro Power System Nan XIE 1,a, Dezhi QI 2,b,Weimin CHEN 2,c, Wei WANG 2,d

HIGH STEP-UP DC-DC CONVERTER FOR FUEL CELL POWERED RESIDENTIAL POWER GENERATION SYSTEM

(CATALYST GROUP) B"sic Electric"l Engineering

Voltage-Fed Three-Phase Push-Pull DC-DC Converter

Low Switching Frequency Active Harmonic Elimination in Multilevel Converters with Unequal DC Voltages

Synchronous Machine Parameter Measurement

Improvement of the Shunt Active Power Filter Dynamic Performance

9.4. ; 65. A family of curves has polar equations. ; 66. The astronomer Giovanni Cassini ( ) studied the family of curves with polar equations

IEE Electronics Letters, vol 34, no 17, August 1998, pp ESTIMATING STARTING POINT OF CONDUCTION OF CMOS GATES

Unit 1. Current and Voltage U 1 VOLTAGE AND CURRENT. Circuit Basics KVL, KCL, Ohm's Law LED Outputs Buttons/Switch Inputs. Current / Voltage Analogy

The Discussion of this exercise covers the following points:

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):

A NOVEL HIGH STEP-UP CONVERTER BASED ON THREE WINDING COUPLED INDUCTOR FOR FUEL CELL ENERGY SOURCE APPLICATIONS

29. Network Functions for Circuits Containing Op Amps

Voltage Quality Enhancement and Fault Current Limiting with Z-Source based Series Active Filter

Simulation and Closed Loop Control of Multilevel DC-DC Converter for Variable Load and Source Conditions

High Speed, Low Power And Area Efficient Carry-Select Adder

10 kv High Voltage Generator with LLC Resonant Circuit for Sterilizing Microbe Applications

10.4 AREAS AND LENGTHS IN POLAR COORDINATES

TECHNICAL NOTE TERMINATION FOR POINT- TO-POINT SYSTEMS TN TERMINATON FOR POINT-TO-POINT SYSTEMS. Zo = L C. ω - angular frequency = 2πf

Application Note 5324

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter

Module 9. DC Machines. Version 2 EE IIT, Kharagpur

Microelectronic Circuits

A Tunable Butterworth Low-Pass Filter with Digitally Controlled DDCC

THE GENERATION OF 400 MW RF PULSES AT X-BAND USING RESONANT DELAY LINES *

LOW SENSITIVITY DESIGN OF MULTIPLIERLESS ELLIPTIC IIR DIGITAL FILTERS

EE 201 Lab Lab 9. AC analysis. This week we look at some (relatively) simple AC circuits.

A Simple, Efficient, and EMI-Optimized Solar Array Inverter

A Development of Earthing-Resistance-Estimation Instrument

Soft-Switched CCM Boost Converter with High Voltage Gain for High Power Applications

Performance Evaluation of an Optical Packet Scheduling Switch

Dual Functional Z-Source Based Dynamic Voltage Restorer to Voltage Quality Improvement and Fault Current Limiting

A Novel Quasi-Resonant Snubber-Assisted ZCS-PWM DC-DC Converter with High Frequency Link

CHAPTER 2 LITERATURE STUDY

Soft switched DC-DC PWM Converters

Graph Method for Solving Switched Capacitors Circuits

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design

Walsh Function Based Synthesis Method of PWM Pattern for Full-Bridge Inverter

PRACTICAL, COMPUTATION EFFICIENT HIGH-ORDER NEURAL NETWORK FOR ROTATION AND SHIFT INVARIANT PATTERN RECOGNITION. Evgeny Artyomov and Orly Yadid-Pecht

Simulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability

Practical Considerations of ASK Modulated Passive Tags

Design of Neuro-Fuzzy System Controller for DC Servomotor- Based Satellite Tracking System

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES

An Improved Active Front End Non- Regenerative Rectifier System Employing a Five-Limb Inductor

Experiment 3: The research of Thevenin theorem

Algorithms for Memory Hierarchies Lecture 14

Energy Efficient Session Key Establishment in Wireless Sensor Networks

EET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine

Data Attribute Reduction using Binary Conversion

A Comparison of Control Methods for Z-Source Inverter

Compared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator.

Reinforcement Learning for Fuzzy Control with Linguistic States

Open Access A Novel Parallel Current-sharing Control Method of Switch Power Supply

International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN

Chapter 13. Filters Introduction Ideal Filter

problems palette of David Rock and Mary K. Porter 6. A local musician comes to your school to give a performance

Dynamic Optimization. Assignment 1. Sasanka Nagavalli January 29, 2013 Robotics Institute Carnegie Mellon University

STUDY OF MATRIX CONVERTER BASED UNIFIED POWER FLOW CONTROLLER APPLIED PI-D CONTROLLER

Modeling and Control of a Cascaded Boost Converter for a Battery Electric Vehicle

Study on SLT calibration method of 2-port waveguide DUT

Harmonic Balance of Nonlinear RF Circuits

Transcription:

ENGINEERING FOR RURAL DEVELOPMENT Jelgv, 0.-.05.05. VOLTAGE BALANCE CONTROL OF TWO-LEVEL DC-DC CONVERTER Ksprs Krocs, Ugs Srmels, Vesturs Brzs Insttute of Physcl Energetcs; Rg Techncl Unversty kselt@nbox.lv Abstrct. The multlevel DC-DC converters hve ntges of low voltge stress of the swtches nd dodes nd reducton of the flter sze. Therefore, such converters re becomng more populr n wde rnge of pplcton. Whle multlevel topology offers mny new fetures, t lso necessttes blnce control of the cpctors. In the pper method of cpctor voltge blncng for multlevel solted DC-DC converters s proposed. The voltge blncng nlyss s crred out for two level converter wth nput seres output prllel structure. The pper descrbes the opertng prncples of the blncng crcut, nlyzes the fundmentl reltonshps nd compres ths method wth the trdtonl ones. Keywords: DC-DC converter, multlevel converter, voltge blncng Introducton In hgh nd medum voltge pplcton, the multlevel converters re good choce for AC-DC, DC-AC or DC-DC converson s n such converters the voltge cross the semconductors s reduced nd therefore MOSFET trnsstors nsted of IGBT cn be used hvng better swtchng nd conducton performnce compred to the swtches rted on the full blockng voltge. Therefore, the overll performnce of the converter, ncludng the cost nd effcency, cn be better compred to conventonl topology of converters. Often the voltge of the DC bus s ded by usng cpctve voltge der. For some resons voltge of the cpctors cn chnge, for exmple, durng the strt of the converter, vrtons of nput voltge, lght dfference between the drve sgnls of the swtches or due to the dfference of the chrcterstcs for ech ndul component. As result, the voltge on trnsstor swtches cn ncrese to n unsfe vlue. Therefore, blnce control s necessry to connect ndul lods t ech cpctor, n order to dschrge them nd to blnce the cpctor voltges. The cpctors must hve ther voltges blnced t nomnl vlue for proper operton of the converter. Most multlevel topologes re blnced by usng the ctve voltge blncng strtegy [-5] tht conssts of voltge blncng control loop ncorported n the mn control system. Such voltge blnce control system cn be mplemented n the multlevel converters only f dgtl control of the converter s used. Furthermore, ths control loop ddtonlly requres clculton cpcty of the mcrocontroller or FPGA. The control system becomes complcted nd more expensve. An nlogue control method hs fst response, precson, better resoluton, so t remns stll ttrctve n mny pplctons. In ths pper scheme tht llows blncng voltge wthout dgtl pplnces s proposed. Theoretcl nlyss Fgure shows smple cpctve voltge der tht s used to obtn two voltge levels. If the system s blnced, the voltge of the cpctor s equl to / nd the current N s zero. S + C C IN N C C IN - S Fg.. Smplfed crcut of the voltge der used n theoretcl nlyss 40

ENGINEERING FOR RURAL DEVELOPMENT Jelgv, 0.-.05.05. To understnd the cpctor voltge behvor t s necessry to study the cpctor current whle the cpctor voltge nd current re drectly relted. Anlyzng the current through the cpctors of the crcut shown n Fg., the followng equtons cn be obtned: =, () By substtuton (4) nto (3), t s obtned: C IN S =, () C IN S =, (3) N C C C C = CIN. (4) C C N = C C. (5) As the nput voltge s the sum of the cpctor voltges, t follows: dvin C C = +. (6) The nput voltge s consdered constnt, free of osclltons, so ts dervtve s equl to zero, then the equton (6) cn be smplfed: =. (7) C C Consderng C = C nd replcng (7) n (6), the reltonshp s obtned between N nd v C, s follows: By rerrngng of (8), we obtn: C C N =. (8) C N =. (9) C On the other hnd, current N cn be expressed through the lod current s follows: =. (0) N S S From these equtons t cn be concluded tht the dfference n currents through trnsstors ( S, S ) cuses msblnce of the cpctors voltge. As the feedbck system regultes the lod current, ths current cn be consdered s unchnged through the swtchng perod. The dfference of currents of both legs S, S cn be clled unequl nductnce of the nductors, trnsformers, unlke prmeters of semconductors or dfferent duty cycle, especlly n the trnsent process. Msblnce n the voltge cuses lrger current n the leg wth hgher voltge, so slow process of stblzton wll tke plce but mostly t s not enough to hold the voltge of the cpctor n the desred level. Therefore, some soluton s necessry to prevent the stuton when the voltge of the cpctor reches dngerous vlue nd dmges semconductors or pssve elements. The soluton must compenste current N thus preventng msblnce of the cpctor voltges. The scheme must be suffcently smple wth s smll s possble power losses. The pssve voltge blncng The smplest method to blnce voltges of the cpctors s usng voltge der, whch conssts of two resstors R B, such crcut s shown n Fgure. For prctcl pplcton the vlue of these resstors must be selected such tht the expected msblnce current N s smll n comprson to the current through the resstors by equl voltges on the cpctors der to cheve voltge devton U s close s possble to zero. Even more, the resstors R B must be selected tkng nto ccount the worst-cse msblnce current N. If the ctul vlue of N s smller, losses n the blncng resstors 403

ENGINEERING FOR RURAL DEVELOPMENT Jelgv, 0.-.05.05. stll remn permnently hgh. As dfferences of the lekge currents of the both cpctnces re smll ( C C ) n comprson to the msblnce current N, t follows: N =. () compenston + der der + compenston R B compenston R B - compenston C C IN C S N C IN S + U U Fg.. Pssve voltge blncng crcut The voltge devton of the cpctor cn be expressed s follows: V = compenston RB = N RB. () The normlzed devton by the nomnl voltge / of the cpctors s equl to: N R V B v= = = V R IN N der B der If the devton of the voltge of the cpctor v shll be less thn 0 percent not to brekdown trnsstors nd cpctors, vlue of the R B hs to be selected to ensure der >.5 N. Then the losses of the blncng resstors cn be clculted s: (3) RB PB = der RB + N = RB der ( + u ) (4) The msblnce current N = 00 ma t = 600 V DC results n blncng losses of P B = 56 W. If the converter s used, often t leds to very lrge loses of the electrcl energy. Ths suggests the development of n nced blncng method. + S R C C IN + U + - compenston C N R C IN U - S Fg. 3. Actve voltge blncng 404

ENGINEERING FOR RURAL DEVELOPMENT Jelgv, 0.-.05.05. The ctve blncng method shown n Fgure 3 nd proposed n [6] llows to vod permnent losses n the resstors, the losses of the ctve blncng cn be clculted: Pblncng = VIN N (5) But stll losses remn hgh s the nput voltge s hgh, ddtonlly, ths blncng crcut requres hgh-voltge opertonl mplfer whch s expensve. The proposed blncng method In ths pper, the voltge blncng crcut for the nput seres-output prllel connected converter confgurton s shown n Fgure 5 for medum-voltge power converson pplctons but such crcut cn be used n other solted confgurtons, too. The nput-seres output-prllel (ISOP) confgurton conssts of two modulr DC-DC converters connected n seres t the nput nd n prllel t the output, enblng the use of hgh swtchng frequency metl oxde semconductor feld effect trnsstors (MOSFETs) wth low voltge rtngs, whch leds to hgh power densty nd hgh converson effcency. As the output current rpple frequency s twce of the swtchng frequency, whch s shown n Fgure 5, the sze nd costs of the output flter cn be reduced. The control of the converter s relzed by usng the nlogue crcut relzed n n nlogue chp. Fg. 5. DC-DC converter nd current n the nductor Fgure 6 shows bsc schemtc of the converter nd blncng crcut. The blncng crcut conssts of n ddtonl of the trnsformer wth number of s equl to the number of the s of the prmry sde of the pulse trnsformer. In the seres wth ths the resstor R s connected, whch lmts the blncng current nd dode VD 3 to prevent power losses n the resstor f the voltge of the cpctor s hgher thn of the blncng. + VD VT T VD7 L +V OUT C IN VD VT Blncng C OUT C IN R VD3 R Blncng VD4 T VD8 L VD5 VT3 -V OUT - VD6 VT4 Fg. 6. Input seres output prllel dc-dc converter wth blncng crcut 405

ENGINEERING FOR RURAL DEVELOPMENT Jelgv, 0.-.05.05. Ferrte core Prmry Blncng Secondry Fg. 7. Trnsformer wth ntegrted blncng Fgure 7 shows the structure of the proposed trnsformer, whch conssts of round ferrte core nd three s. The number of turns of the secondry nd blncng re equl to 7. For the blncng wre wth the cross sectonl re equl to 0, mm s used. For the secondry ltz wre wth cross sectonl re equl to 7 mm s used. Fgure 8 explns the opertonl prncple of the proposed crcut. If the voltge of the cpctor s hgher thn tht of the blncng, the current of the correspondng trnsstor flows from the blncng to the cpctor nd prtly compenstes the current N thus grdully equlzng the voltge levels of the both cpctors. The voltge levels cn not be equlzed to equl vlues but t s not necessry n ths cse s the mn tsk of the blncng s to prevent dngerous vlues of the voltge, ddtonlly, there s relzed crcut tht swtches off the converter f the voltge of one of the cpctors becomes crtclly hgh. compenston C N Blncng + U C C IN U VD 3 R compenston s - Fg. 8. Opertonl prncple of the blncng crcut The power losses n the resstor cn be expressed s follows: P blncng < U. (6) The power losses n ths crcut n comprson to the prevous ones re sgnfcntly lower, therefore, the compct blncng resstor cn be used wth power of severl wtts, ddtonl blncng s cn be creted by usng wre wth smll cross-sectonl re. The expermentl results demonstrte tht the voltge of both cpctors n ll opertng modes stys delly equl; therefore these oscllogrms re not presented n the pper. The mesured temperture of the blncng resstors s less thn 45 degrees Celsus. Ths mens tht blncng losses re smll nd the proposed method s sutble for prctcl pplctons. Of course, t would be necessry to test the blncng crcut n longer tme perod; therefore, n prctcl pplctons t s sble to use n ddtonl protectve crcut gnst overvoltge of the cpctors. N 406

ENGINEERING FOR RURAL DEVELOPMENT Jelgv, 0.-.05.05. Conclusons The voltge blncng of the cpctors of the multlevel converter cn be bg chllenge. In the pper method to solve ths problem wthout mplementton of the dgtl control s proposed. The crcut s smple nd chep, t llows prevent rsng of the cpctor voltge to the dngerous voltge wth neglgble power losses. The proposed crcut s useful for the solted multlevel converter. Acknowledgment Ths reserch work hs been supported by the Ltvn Councl of Scence (Project Nr. 673/04). References. Km J. W., You J. S., Cho B. H. Modelng, control, nd desgn of nput-seres-output-prllelconnected converter for hgh-speed-trn power system, IEEE Trns. Ind. Electron., Vol. 48, No. 3, 00, pp. 534-544.. Ayynr R., Gr R., Mohn N. Actve nput-voltge nd lod current shrng n nput-seres nd output-prllel connected modulr DC-DC converters usng dynmc nput-voltge reference sheme, IEEE Trns. Power. Electron., Vol. 9, No. 6, 004, pp. 46-473. 3. Run X., Chen W., Cheng L., Tse C. K., Yn H., Zhng T. Control strtegy for nput- seresoutput-prllel converters, IEEE Trns. Ind. Electron., Vol. 56, No. 4, 009, pp. 74-85. 4. Rodrguez J., L J.S., Peng F.Z. Multlevel nverters: survey of topologes, controls, nd pplctons Industrl Electroncs, IEEE Trnsctons on Volume 49, Issue 4, Aug. 00 Pge(s), pp. 74-738. 5. Ntrjn S. P., Anndh T. S Control of nput seres output prllel connected DC-DC converters, Journl of Power Electroncs, Vol. 7, No. 3, 007, pp. 65-70. 6. Ertl H., Wesnger T., Kolr J. W., Zch F. C. A smple ctve method to vod the blncng losses of dc lnk cpctors, Proceedngs of the 4th conference PCIM, 003, pp. 459-464. 407