Time Domain Reflectometer Example

Similar documents
ADS Application Notes. The Components Characterization Using ADS

From the Design-Guide menu on the ADS Schematic window, select (Filters Design-Guide) > Utilities > Smith Chart Control Window.

SIMULATION OF A SERIES RESONANT CIRCUIT ECE562: Power Electronics I COLORADO STATE UNIVERSITY. Modified in Fall 2011

SIMULATIONS OF LCC RESONANT CIRCUIT POWER ELECTRONICS COLORADO STATE UNIVERSITY. Modified in Spring 2006

Engineering 3821 Fall Pspice TUTORIAL 1. Prepared by: J. Tobin (Class of 2005) B. Jeyasurya E. Gill

LABORATORY 4. Palomar College ENGR210 Spring 2017 ASSIGNED: 3/21/17

Experiment Number 2. Revised: Summer 2013 PLECS RC, RL, and RLC Simulations

Ansoft Designer Tutorial ECE 584 October, 2004

Transmission Lines and TDR

Experiment Number 2. Revised: Fall 2018 PLECS RC, RL, and RLC Simulations

EXPERIMENT NUMBER 10 TRANSIENT ANALYSIS USING PSPICE

EECS 312: Digital Integrated Circuits Lab Project 1 Introduction to Schematic Capture and Analog Circuit Simulation

P a g e 1 ST985. TDR Cable Analyzer Instruction Manual. Analog Arts Inc.

This chapter shows various ways of creating matching networks by sweeping values and using optimization. Lab 5: Matching & Optimization

AC Measurements with the Agilent 54622D Oscilloscope

A Walk Through the MSA Software Vector Network Analyzer Transmission Mode 12/18/09

SIMULATION WITH THE CUK TOPOLOGY ECE562: Power Electronics I COLORADO STATE UNIVERSITY. Modified in Fall 2011

Using LTspice a Short Intro with Examples

Experiment Number 1. Revised: Fall 2018 Introduction to MATLAB Simulink and Simulink Resistor Simulations Preface:

PARAMETER CONDITIONS TYPICAL PERFORMANCE Operating Supply Voltage 3.1V to 3.5V Supply Current V CC = 3.3V, LO applied 152mA

Simulating Circuits James Lamberti 5/4/2014

Since transmission lines can be modeled using PSpice, you can do your analysis by downloading the student version of this excellent program.

PSPICE SIMULATIONS WITH THE RESONANT INVERTER POWER ELECTRONICS COLORADO STATE UNIVERSITY. Created by Colorado State University student

AN-742 APPLICATION NOTE

Lab 9 Frequency Domain

LTSpice Basic Tutorial

Low Value Impedance Measurement using the Voltage / Current Method

Getting Started with Qucs

Charge Recovery Measurements with TLP

EM Analysis of RFIC Transmission Lines

Techniques for Passive Circuit Analysis for. State Space Differential Equations

Using LTSPICE to Analyze Circuits

AN-742 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA Tel: 781/ Fax: 781/

Introduction to SPICE. Simulator of Electronic devices

Advanced Design System - Fundamentals. Mao Wenjie

Figure AC circuit to be analyzed.

BASIS OF ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUIT Chapter VI - MODELLING PCB INTERCONNECTS Corrections of exercises

PSIM SmartCtrl link. SmartCtrl Tutorial. PSIM SmartCtrl link Powersim Inc.

ArbStudio Triggers. Using Both Input & Output Trigger With ArbStudio APPLICATION BRIEF LAB912

if the conductance is set to zero, the equation can be written as following t 2 (4)

PART III LABORATORY MANUAL. Electromagnetic Waves and Transmission Lines By Dr. Jayanti Venkataraman

Texas A&M University Electrical Engineering Department ECEN 665. Laboratory #3: Analysis and Simulation of a CMOS LNA

EECE 488: Short HSPICE. Tutorial. Last updated by: Mohammad Beikahmadi January Original presentation by: Jack Shiah

Introduction to NI Multisim & Ultiboard Software version 14.1

Agilent MOI for MIPI D-PHY Conformance Tests Revision 1.00 Dec-1, 2011

LAB EXERCISE 3 FET Amplifier Design and Linear Analysis

Integrators, differentiators, and simple filters

The Discussion of this exercise covers the following points: Differential-pressure transmitter. Differential-pressure transmitter

Introduction to PSpice

TDR Tutorial. 1 Single Ended TDR. February 24, Turn on the oscilloscope and put it into TDR Mode. Figure 1:

Agilent MOI for MIPI M-PHY Conformance Tests Revision Mar 2014

Keysight MOI for MIPI D-PHY Conformance Tests Revision Oct, 2014

OrCAD PSpice A/D and AMS Simulator

Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths

Lab 4: Analysis of the Stereo Amplifier

PI3HDMI1210(-A) PI3HDMI1210-A Demo Board Rev.A User Manual

AA-35 ZOOM. RigExpert. User s manual. Antenna and cable analyzer

Demo Circuit DC550A Quick Start Guide.

Background Theory and Simulation Practice

1. Hand Calculations (in a manner suitable for submission) For the circuit in Fig. 1 with f = 7.2 khz and a source vin () t 1.

An Introductory Guide to Circuit Simulation using NI Multisim 12

Solving Simple AC Circuits Using Circuit Impedance Calculation

Introduction to OrCAD. Simulation Program With Integrated Circuits Emphasis.

University of Jordan School of Engineering Electrical Engineering Department. EE 219 Electrical Circuits Lab

Testing Power Factor Correction Circuits For Stability

SIMULATIONS WITH THE BUCK-BOOST TOPOLOGY EE562: POWER ELECTRONICS I COLORADO STATE UNIVERSITY. Modified February 2006

Wafer-Level Calibration & Verification up to 750 GHz. Choon Beng Sia, Ph.D. Mobile:

DC/DC Converter. Conducted Emission. CST COMPUTER SIMULATION TECHNOLOGY

LAB-2 (Tutorial) Simulation of LNA (Cadence SpectreRF)

A Walk Through the MSA Software Vector Network Analyzer Reflection Mode 12/12/09

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency

Measuring Power Line Impedance

EE290C - Spring 2004 Advanced Topics in Circuit Design

EECE 488: Short HSPICE Tutorial. Last updated by: Mohammad Beikahmadi January 2013

Aries CSP microstrip socket Cycling test

EXPERIMENT 4: RC, RL and RD CIRCUITs

The data rates of today s highspeed

Lab 2: Basic Boolean Circuits. Brittany Duffy EE 330- Integrated Electronics Lab Section B Professor Randy Geiger 1/31/13

AVTECH TECHNICAL BRIEF 15 (TB15) A COMPARISON OF REVERSE RECOVERY MEASUREMENT SYSTEMS

Test ID 5-15 Utility Line Impedance Test Procedures Guide

Measure Low Value Impedance Current Shunt Impedance

Keysight MOI for USB Type-C Connectors & Cable Assemblies Compliance Tests (Type-C to Legacy Cable Assemblies)

Lab 3: Very Brief Introduction to Micro-Cap SPICE

LC VCO Structure. LV VCO structure

ECEN 4634/5634, MICROWAVE AND RF LABORATORY

Lab 3: Circuit Simulation with PSPICE

University of Michigan EECS 311: Electronic Circuits Fall 2008 LAB 4 SINGLE STAGE AMPLIFIER

Christian Römelsberger (CADFEM GmbH) Ivan Vukosav (Yazaki)

Lab 6 Prelab Grading Sheet

FACULTY OF ENGINEERING LAB SHEET

10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs

Keysight MOI for USB Type-C Connectors & Cable Assemblies Compliance Tests (Type-C to Legacy Cable Assemblies)

Probe Card Characterization in Time and Frequency Domain

Application Note 5525

SPICE SIMULATION TUTORIAL

Lab 7 PSpice: Time Domain Analysis

Revised: Summer 2010

Lab E5: Filters and Complex Impedance

Aries Kapton CSP socket

Ansys Designer RF Training Lecture 3: Nexxim Circuit Analysis for RF

Transcription:

Time Domain Reflectometer Example This section presents differential and single-ended versions of a Time Domain Reflectometer (TDR). The setup demonstrates the process of analyzing both imdepance and delay. The schematics are configured so that you can substitute another design for the Device Under test, then run the analysis and view the results. The topics for this section include: Analysis with the Single-Ended TDR Analysis with the Differential TDR Single-Ended TDR The schematics for both single-ended and differential TDRs are in one project in the Examples directory. MS Windows systems only: Load and open the TDR project in Designer by clicking the link below. 1. An Active X control message may appear. Respond Yes to continue. 2. A message window appears to confirm that the project has been loaded. Click OK to close the message, and then if necessary click the BACK arrow at the top left of the Help window to return to the Getting Started topic. Load the Example All systems: Open the TDR Schematic project from its file in the Examples directory. 1. On the File menu, select Open. The File Open window appears. 2. Click on the Examples directory, then the directory Nexxim Circuit, then select the file TDR_Example.adsn. Click Open. Nexxim Circuit Design 4-97

Expand the TDR_Example icon and the Single Ended icon. The single-ended TDR schematic appears in the design window: The single-ended TDR consists of a unit pulse source, a 50-ohm reference impedance, a reference length of transmission line (50 ohm impedance, 0.5ns delay), and two voltage probes, Vexcited_pos for the step voltage and Vdetected_pos for the reflected voltage. The Device Under Test (DUT) is a series of transmission lines and discrete passives to represent the typical TDR problem of finding where impedance changes in a line. In sequence, the DUT elements are: Transmission line, 50-ohm impedance, 1ns delay. Shunt capacitor, 1pf. Transmission line, 50-ohm impedance, 3ns delay. Transmission line, 55-ohm impedance, 5ns delay. Series inductor, 5nH. Series resistor, 1gigohm. Terminating ground. 4-98 Nexxim Circuit Design

3. Expand the Analysis icon and double-click on the Transient analysis setup. 4. Left-click on the Transient analysis icon and select Analyze. The analysis runs to completion. Nexxim Circuit Design 4-99

5. Expand the Reports icon and right-click on the Zload report setup. Select Modify Report to open the Report Setup. 4-100 Nexxim Circuit Design

6. Click New Report to generate the report: The TDR analysis allows us to identify each of the components of the DUT by their timing and behavior. At 3ns, the impedance drops to indicate the presence of the capacitor. The 3ns delay is the TDR internal delay (0.5ns) plus the first transmission line delay (1ns), times two for the reflection. Both transmission lines are at 50 ohms. At 9ns, the impedance increases to 55 ohm at the beginning of the 55-ohm line segment. 9ns=2(0.5+1.0+3.0). At 19ns, the impedance jumps to indicate the presence of the inductor, then immediately drops to25 ohm for the resistor. 19ns=2((0.5+1.0+3.0+5.0). At 23ns, the impedance goes to infinity at the high final resistor. 23ns=2(0.5+0.1+3.0+5.0+2.0). Nexxim Circuit Design 4-101

Differential TDR Expand the TDR_Example icon and the Differential icon. The differential TDR schematic appears in the design window: The differential TDR consists of two channels, each with a unit pulse source, a 50- ohm reference impedance, a reference length of transmission line (50 ohm impedance, 0.5ns delay), and two voltage probes, Vexcited_pos or Vexcited_neg for the step voltage and Vdetected_pos or Vdetected_neg for the reflected voltage. The Device Under Test (DUT) is microstrip coupled line pair and a termination network. The transient analysis sweeps the spacing between the coupled lines, so that we can how thae spacing affects the differential impedance, Zdiff. 7. Select the coupled lines. The Property window shows that the spacing parameter SP has been defined with a local variable. 4-102 Nexxim Circuit Design

8. Expand the Analysis icon, double-click on the Transient analysis setup, and verify the sweep of the spacing variable. 9. Left-click on the Transient analysis icon and select Analyze. The analysis runs to completion. Nexxim Circuit Design 4-103

10. Expand the Reports icon and right-click on the Zdiff report setup. Select Modify Report to open the Report Setup. 4-104 Nexxim Circuit Design

11. Click New Report to generate the report: The TDR analysis shows how the spacing affects the differential impedance. Nexxim Circuit Design 4-105