CHAPTER -4 STUDY OF COMMON MODE VOLTAGE IN 3-LEVEL INVERTER FED INDUCTION MOTOR DRIVE USING SPACE VECTOR MODULATION

Size: px
Start display at page:

Download "CHAPTER -4 STUDY OF COMMON MODE VOLTAGE IN 3-LEVEL INVERTER FED INDUCTION MOTOR DRIVE USING SPACE VECTOR MODULATION"

Transcription

1 73 CHAPTER -4 STUDY OF COMMON MODE VOLTAGE IN 3-LEVEL INVERTER FED INDUCTION MOTOR DRIVE USING SPACE VECTOR MODULATION 4.1. INTRODUCTION Multilevel inverters [51] have attracted much interest from the researchers especially in applications involving high voltage and high power such as the utility and large motor drive applications (Peng, 2000). This increased recognition of MLI is due to the limitations of the conventional 2-level output inverters in handling high power conversions. The MLI can be developed by either using multiple 3-phase bridges or by increasing the number of switching devices per phase, in order to increase the number of levels. The concept of MLI involves in utilizing an array of series switching devices to perform the power conversion in a small increase of voltage steps by synthesizing the staircase voltage from several levels of DC capacitor voltages (Skvarenina, 2002; Soto and Green, 2002; Rodriguez et.al., 2002).The advantages of MLI are the dv/dt stresses on the switching devices are reduced due to the small increment in voltage steps, reduced electromagnetic compatibility (EMC) when operated at high voltage (Skvarenina, 2002), smaller rating of semiconductor devices (Lai and Shyu, 2002) and better feature of output voltage in term of less distortion, lower harmonics contents and lower switching losses (Feng and Agelidis, 2004; Peng, 2000).

2 74 As the numbers of levels are increased, the amount of switching devices and other components are also increased tremendously, making the inverter becoming more complex and costly. This is one of the disadvantages of MLIs. A complicated controller with a proper gate drive circuit is needed to control and synchronize the switching devices. Higher number of levels also means that the numbers of DC capacitors used are substantial, which could cause voltage imbalance among the DC capacitors that may results in overvoltage in one or more of the switches [51]. This chapter presents the 3-level neutral point clamped inverter structure with 3-phase IM as load. In this proposed work, the inverter bridge is made using MOSFET devices and controlled by using space vector modulation. The gating signals have been generated using PIC µ- controller and it is added with additional auxiliary circuit. For the generation of gating signals, the space vector diagram of the 3-level NPC inverter is considered. The measurement of phase voltage, line voltage and CM voltage is done. The working of the 3- level Inverter fed IM is satisfactory for the rated 3-phase voltage of 415V. Simulation is done using MATLAB/SIMULINK software and the experimental results are compared with simulation results. For experimentation 450 V DC is used as an input to the 3-phase inverter circuit. In order to protect the switching devices of the inverter circuit, Undeland snubber circuit is used.

3 LITERATURE SURVEY The MLIs are started with 3-level inverter which is introduced by Nabae et al. [6, 39]. Since then considerable research has been done in this area with different modulation schemes, each of which has its own advantages and disadvantages. The MLIs have found wide acceptability in adjustable speed IM drive applications because of less distortion in the inverter output voltages [39, 45]. Since the MLIs have many switching states, the inverter output voltage is closer to sinusoidal voltage which tends to reduce CM voltage, EMI, harmonics voltages and less dv/dt stress on the devices when compared to 2- level inverter. MLIs are considered as the best alternative in high-power mediumvoltage power control. The important structures of MLIs are (1) diodeclamped inverter (neutral-point clamped) (2) capacitor-clamped inverter (flying capacitor) and (3) cascaded multi cell with separate DC sources. Fig. 4.1[17, 38] shows a schematic circuit diagram of one phase leg of inverter with different numbers of levels. Fig.4.1.One phase leg of an inverter (a) 2- level, (b) 3- level, and (c) n- levels. As the number of levels of the inverter increases, the output voltages have more steps which generate a staircase waveform. There are several

4 76 modulation schemes adopted for MLIs; they are multilevel sinusoidal pulse width modulation (SPWM), multilevel selective harmonic elimination and space-vector modulation (SVM) Multi-level (3-Level) NPC inverter Fig.4.2 shows the 3- level NPC inverter connected to 3-phase IM [6,38 & 39]. The system is constituted with DC supply, and a 3- level voltage source inverter, based on MOSFETs as devices. Each arm contains four MOSFETs, four anti-parallel diodes and two neutral clamping diodes. The inverter is feeding a 3- phase IM. In Fig indicates the neutral point with respect to the DC source. (S1a, S4a), (S1b, S4b), (S1c S4c), are the main inverter devices operating as switches for PWM and (S2a S3a), (S2b, S3b), (S2c, S3c) are auxiliary devices to clamp the output terminal Fig.4.2. Power circuit diagram of 3- level inverter. potentials to the neutral point potential, together with (D1a D3c). SVM method is applied for the inverter circuit (Fig.4.2). In order to obtain the desired 3-level voltages, the inverter must ensure complementarities

5 77 between the pairs of switches; (S1a, S3a) and (S2a, S4a). Output terminal potentials of the conventional 2-level inverter vary between (+Vdc/2) and (-Vdc/2), but in the NPC-3-level inverter the potentials vary between (+Vdc/2) and (0) or (-Vdc/2) and (0). The 3- level NPC Inverter is shown in Fig.4.2 consists of two capacitors in series and uses center tap as the neutral [17, 62]. Each phase leg of 3-level inverter has two pairs {2(m-1)} switching devices, (m=level=3). The center of each device pair is clamped to neutral through clamping diode [62]. The DC bus capacitors need to be connected in series to get the midpoint that provide the zero voltage at the output. The switching state of the 3- level inverter and its output is as shown in Table 4.1[38, 39 and 62]. Table- 4.1 Switching states of a 3- level inverter (x= a, b or c) Switching states S1x S2x S3x S4x SxN P ON ON OFF OFF Vdc/2 O OFF ON ON OFF 0 N OFF OFF ON ON -Vdc/ GENERATION OF SVM SCHEME FOR NPC 3 - LEVEL INVERTER Basic Principle of 3- level Inverter There are 3 kinds of switching states P, O and N in each phase, so there will be 27 {m p, where m= the no. of levels and p= the no. of phases (3 3 )} switching states in 3-phase 3- level inverter. The output space vector

6 78 is identified by combination of switching states P, O, N of the three legs. For example, in the case of P, O, N the output terminals a, b and c have the potentials Vdc/2, 0, and Vdc/2 respectively. By using the space vector diagram shown in Fig 4.3[62], the basic principles of the simplified SVM method can be easily understood. Fig.4.3. Space vector diagram of a 3- level inverter The modulating command voltages of a 3-phase inverter are always sinusoidal and therefore they constitute a rotating space vector V*. Fig. 4.4 shows a convenient way to calculate the reference vector V* by using the adjacent vectors V1 and V2 to satisfy the average output demand. Va and Vb are the components of V* aligned in the directions of V1 and V2 respectively.

7 79 Fig.4.4. Calculation of reference vector V* In each switching period, the required (sampled) reference voltage vector is realized by using two directly adjacent active vectors; their duty ratios are determined in such a way that the real output voltage vector, when averaged over one switching cycle, coincides with the reference vector. The two active vectors occupy only part of a switching cycle, the rest has to be filled out by using null vectors and is called null-vector time. Considering the period Tc during which the average output should match the command voltage. Time intervals ta and tb satisfy the command voltage but time to fills up the remaining gap for Tc with zero or null vectors. V * = Va + Vb (4.1) V * = V1(ta/Tc) + V2(tb/Tc) + (V0 or V7)(t0/Tc) (4.2) Ta = (Va/V1) Tc (4.3) Tb = (Vb/V2) Tc (4.4) T0 = Tc (ta + tb) (4.5) V0 or V7 are chosen to minimize switching. Ts = 2 Tc = 1/fs Where fs = Switching frequency.

8 Calculation of reference voltage vector In this section, the procedure for calculation of the reference voltage vector for the simplified 3- level space vector PWM method is described. The magnitude and direction of the reference voltage vector V* can be found with the help of adjacent vectors whose magnitude and direction are already known. If the reference voltage vector V* lies in the region as shown in Fig. 4.3, the adjacent switching states (PNN) and (PON) can be used to evaluate the magnitude and direction of vector V*. Fig.4.4 shows the adjacent vectors Va and Vb which can be used for this purpose. Fig. 4.5 shows the simplification in calculating the reference vector V*. From Fig. 4.5, the following expression can be obtained [62]. Fig Simplification in calculation of reference vector V* Vb/2 = V* sinc (4.6) Vb = 2 V* sinc (4.7) Va/2 = V* sin (30 c) (4.8) Va =2 V* sin (30 - c ) (4.9) Space vector calculation and vector location:-this section determines the magnitude and direction of the reference voltage vector V*.

9 81 The simplification of the expression for space vector leads to V* = 2/3 (Vas + a Vbs + a 2 Vcs) [33] (4.10) a = e j2π/3 (4.11) a 2 = e j4π/3 (4.12) Vas, Vbs and Vcs are the stator phase voltages of 3-phase balanced system. The parameters a and a 2 can be interpreted as unit vectors assigned to the respective bs and cs axes of the machine, and the reference axis corresponds to Vas axis. Using the three phase to two phase transformation, the three phase modulation waves are converted into magnitude (V*) and direction (α) with the help of the expression obtained for space vector GATE DRIVE CIRCUIT Fig.4.6. Gate drive circuit The gate drive circuit is shown in Fig Only the outermost twelve voltage vectors of the 3-level space vector diagram are considered for the generation of gating signal since the other voltage vectors are redundant. Table 4.2 shows [62] the switching sequence of 3-phase 3-level inverter,

10 82 in which the outermost voltage vectors are listed. The selection of the voltage vectors are taken vertically from Table 4.2 for the 12 switching state vectors. The switching pattern of the devices is drawn manually which is as shown in Fig Here a1, a2 represents the switching pattern of first leg (a-phase) top switches and for the bottom devices of the first leg the inversion of the signal is taken respectively ( ā1 & ā2). In the similar way b and c phases is also shown as in Fig.4.7. PIC16F877 µ-controller was used for the generation of gating signals. Six gating signals were generated by using the µ-controller for the top side devices and for the bottom side the inverted signals of the top side (using 7404 hex inverter) signals were used. Hence the total 12-gating signals are recorded using the MSO is as shown in Fig.4.7 (a). The PIC 16F877 µ- controller program for generation of gating signal is given in Appendix-4. Table- 4.2.Switching Sequence of 3-level inverter Phase Outermost Voltage Vector a 0 P P P P P 0 N N N N N b P P 0 N N N N N 0 P P P c N N N N 0 P P P P P 0 N

11 83 Fig.4.7. Gating signal generation (switching pattern drawn manually)

12 84 Fig.4.7(a). Gating signal generation obtained from MSO The high voltage of the inverter is isolated from the low voltage gating signals by using the opto-isolator. The opto-isolator (6N139) is used since its isolation voltage is 5kV. The output of 6N139 is fed to the gate of the corresponding switching devices of the 3-level inverter bridge. The optoisolators are supplied with separate DC power supply for isolation purpose. Necessary interface circuits are provided. 2SK962 power MOSFETs were used with anti-parallel fast recovery diodes. The Undeland snubber circuit was used for reducing the voltage stress on the devices. Fig. 4.7(b) shows the phase to fictitious middle point voltage pole voltages, (Analog Ch1.Vao, Analog Ch2. Vbo, Analog Ch3. Vco.) and the 12 digital gating pulses are also shown (D1-D12). The pole voltages and the digital pulses are captured at the same instant of time which is useful for verifying the pole voltages.

13 85 Fig.4.7 (b).pole voltages (phase-to-fictitious middle point voltage) Analog Ch1.Vao, Analog Ch2. Vbo, Analog Ch3. Vco. Digital gating pulses D1-D SNUBBER CIRCUIT FOR 3 - LEVEL INVERTER The Undeland snubber [35] is proposed to use due to its merits such as less number of components, better efficiency and less voltage unbalance. Fig.4.8. (a-b) shows an undeland snubber circuit for the 3- level NPC inverter one leg top side and bottom side[35]. Fig 4.8.(a-b). snubber circuit.

14 86 The snubber circuit consists of components which includes turn off capacitor Cs for dv/dt limitation, and turn on inductor Ls for di/dt limitation. The capacitor Co for over voltage clamping and snubber energy recovery normally about ten times larger than Cs, resister Rs for resetting snubber inductor and capacitor and diodes. Such a simple circuit Undeland snubber [35] has been used for 3-level inverter circuits. Fig. 4.9 shows the 3- level inverter with complete snubber circuit. Fig 4.10(a-b) shows the experimental setup photographs of the 3- level NPC inverter and its control circuit. Fig The 3- level inverter with complete snubber circuit

15 87 Fig. 4.10(a) Photograph of practical 3-level NPC Inverter Bridge Fig. 4.10(b) Photograph of LISN & converter circuit and IM SIMULATION MODEL OF 3-PHASE 3-LEVEL NPC INVERTER Simulation is carried out using MATLAB/ SIMULINK software. Fig.4.11 Shows SIMULINK model for 3-level inverter fed IM drive SIMULINK model also includes CM equivalent circuit with bearing model for measurement of shaft voltage and bearing current. Method used in modeling of high frequency IM and CM equivalent circuit parameters is as in the reference

16 L1a L1c L1b L1d L2a L2c L2b L2d L3a L3c L3b L3d A B C B1 B2 g S g D D g S D D g S g D D Conn1 Conn2 Conn3 A B C - Va Vb Vc Van Vbn Vcn - 88 [30]. Simulation is done for the IM output voltages like phase voltage, line voltage and the CM voltage. Here 450V DC link voltage is applied as an input to 3-level NPC inverter circuit with suitable modulation index. Line voltage1 Three level diode clamped SPWM inverter Fed ASD Measurement Neutral Voltages 5 HP motor equivalent circuit1 Discrete, Ts = 5e-005 s. powergui [L1a] [L2a] [L3a] S ource Impedence Subsystem C1 C2 [L1c] [L1d] [L1b] S g S g D S D [L2c] [L2d] [L2b] S g D S g D S g [L3d] [L3b] [L3c] S g S g D S D + v Csf Csr Common mode voltage Parasitic Capasitive model Cg i + - Rb Cb Zb Bearing current + Bearing voltage v [L1a] [L1c] [L1b] [L1d] [L2a] [L2c] [L2b] [L2d] [L3a] [L3c] [L3b] [L3d] 180 degree pulses Fig.4.11.Simulink model of 3-Level NPC inverter fed IM.

17 RESULTS Simulation results of 3-phase 3-level NPC inverter (a) (b) (c) Fig.4.12.(a) Phase voltage (b) Line voltage (c)cm voltage

18 Experimental results of 3-phase 3-level NPC inverter Fig.4.13.DSO recorded waveform. Ch.1.200: 1 Phase voltage. (2v/Div) Ch 2: 200 : 1 CM voltage (1v/DIV) Ch 4: 1 : 1 Bearing current using the current probe Fig.4.14.DSO recorded waveform. Ch : 1 Phase voltage.(2v/div) Ch : 1 Line voltage.(2v/div) Ch 3: 200 : 1 CM voltage

19 91 Table-4.3: Simulated Values Parameters Phase voltage Refer Fig 4.12(a) Line voltage Refer Fig 4.12(b) Common mode voltage Refer Fig 4.12(c) Voltage(V) 320Vpeak 550Vpeak 155Vpeak Table-4.4. Experimental Values Parameters Phase voltage Refer Fig.4.13 Line voltage Refer Fig Common mode voltage Refer Fig Voltage(V) 314Vpeak 543Vpeak 135Vpeak The simulation is done on 3-phase 3-level NPC inverter connected to 3-phase IM load using the MATLAB/SIMULINK software and the motor voltages like phase voltage, line voltage and the CM voltage are identified and measured. The wave forms are as shown in Fig The values of the phase voltage, line voltage and the CM voltage of the simulated results are shown in Table 4.3.

20 92 The 3-phase IM was connected as a load to the inverter with input DC link voltage of 450V. The phase voltage, line voltage, sum of phase currents, the bearing current in terms of voltage using current probe and the CM voltage are recorded using 4 channel DSO which is as shown in Figs 4.13 & Referring Figs 4.13 & 4.14, the values of the phase voltage, line voltage and the CM voltage of the experimental results are shown in Table 4.4. The signal analysis software is used to plot the FFT results of the DSO recorded waveforms. Figs to 4.20, show the FFT results of phase voltage, line voltage and the CM voltage applied to IM in terms of volts and dbµv respectively. The significance of these plots is to study and compare with 2-level inverter and the same results can also be used for the comparison with higher level inverters. Figs & 4.16 show the FFT of phase voltage in volts and in dbµv respectively. Figs & 4.18 show the FFT of line voltage in volts and in dbµv respectively. From Fig.4.19 it is observed that the FFT of CM voltage is around 44 volt in 3- level NPC inverter for the fundamental frequency and the other higher order frequency components are very less. Fig.4.20 show the FFT of the CM voltage in dbµv and it is observed that the CM voltage is around 180 dbµv. Similarly other high frequency FFT plots are given in Appendix-2 for reference.

21 Amplitude in volts Frequency (Hz) Fig FFT of Phase voltage in volts Explanation: Fig.4.15 shows the FFT of phase voltage. The voltage magnitude is found to be 180Vpeak at zero frequency, however observing the phase voltage DSO recorded waveform (Fig.4.14,ch.1) there exists the steady state values (stair case) hence the phase voltage magnitude is shown at zero frequency but it should be considered as fundamental. It is seen from the above plot that at 40Hz the voltage magnitude is around 10Vpeak. In real sense the fundamental frequency voltage magnitude is around 190Vpeak (180+10). The even harmonic components should not be considered since while doing the FFT, the ve values are changed as +ve as per Origin signal analysis software and due to symmetry of waveform the even harmonic voltages will get cancelled. The triplen harmonic components will circulate, hence should not be considered.

22 94 The 5 th and the 7 th harmonic component are found to be 2V and 1V respectively. All the other higher frequency magnitudes of voltages are negligible. 300 Amplitude in db µ V Frequency (Hz) Fig FFT of Phase voltage in db µ V Fig shows the FFT of phase voltage in dbµv. The voltage magnitude is found to be 270 db µv.

23 Amplitude in volts Frequency (Hz) Fig FFT wave form of Line voltage in volts Explanation: Fig.4.17 shows the FFT of line voltage waveform. The voltage magnitude is found to be 330Vpeak at zero frequency, however observing the line voltage DSO recorded waveform (Fig.4.14,ch.2) there exists the steady state values (stair case) hence the line voltage magnitude is shown at zero frequency but it should be considered as fundamental. It is seen from the above plot that at 40Hz the voltage magnitude is around 30Vpeak. In real sense the fundamental frequency voltage magnitude is around 360Vpeak (330+30). The even harmonic components should not be considered since while doing the FFT, the ve values are changed as +ve as per Origin signal analysis software and due to symmetry of waveform the even harmonic voltages will get cancelled. The 5 th and the 7 th harmonic component are found to be 4V and 2V

24 96 respectively. All the other higher frequency magnitudes of voltages are negligible. 300 Amplitude in db µ V Frequency (Hz) Fig FFT wave form of Line voltage in db µ V Fig 4.18 gives the FFT of line voltage in db µv. The voltage magnitude is found to be 280 db µv Amplitude in volts Frequency (Hz) Fig FFT of CM voltage

25 97 Explanation: Fig.4.19 shows the FFT of CM voltage waveform. The voltage magnitude is found to be 44Vpeak at zero frequency; however it is seen from the above plot that at 40Hz the voltage magnitude is around 5Vpeak. In real sense the fundamental frequency voltage magnitude is around 49Vpeak (44+5). The even harmonic components should not be considered since while doing the FFT, the ve values are changed as +ve as per Origin signal analysis software and due to symmetry of waveform the even harmonic voltages will get cancelled. The 5 th, 7 th and the 11 th voltage harmonic components are found to be 5V, 1V and 3V respectively. All the other higher frequency magnitudes of voltages are negligible. 200 Amplitude in db µ V Frequency (Hz) Fig FFT of CM voltage in db µv Fig 4.20 shows the FFT of CM voltage in dbµv and its magnitude of voltage is found to be 180 db µv.

26 CONCLUSION The basic structure of the 3-Level NPC inverter with snubber was designed, fabricated and tested with 3-phase IM as load. The gating signals for 40 Hz frequency were generated using the PIC µ-controller. Though there are 27 voltage vectors in 3-level NPC space vector diagram (Fig.4.3), only the twelve outermost voltage vectors in the space vector diagram was considered (since the other voltage vectors are redundancies in nature) for the generation of gating signals. Simulation is also done for 3-phase, 3-level NPC inverter connected to IM as load using MATLAB/SIMULINK software. Table 4.3 and Table 4.4 gives the simulated and experimental results of 3-phase, 3-level inverter fed IM respectively. Comparing these two tables the experimental results are in concurrence with simulated results with small deviations. The small deviations are accepted since in simulation the ideal conditions are considered. Comparing the Tables 4.3 & 4.4 with Chapter-3, Tables 3.1 & 3.2 the CM voltage in 3-level inverter is less compared to 2-level inverter. Comparing the CM voltage in 2-level inverter (Chapter-3, Fig the FFT of CM voltage is found to be 68Vpeak), where as the FFT of CM voltage is found to be less in 3-level NPC inverter and it is around 49Vpeak. (Fig. 4.19) Hence it is concluded that CM voltage is less in 3-level inverter. From the FFT graphs the voltage amplitude of various harmonic frequency

27 99 components of CM voltage can be measured and hence the voltage %THDV has been computed and presented in Chapter-7. Note: Justification for Fig.4.13 and 4.14 The experimental CM voltage also contains the fast switching noise signals generated by fast switching action of the power MOSFET. However the waveform of CM voltage is repetitive in nature (the CM voltage frequency is three times that of inverter output frequency) and hence this is the actual CM voltage wave form for 3-level inverter. CM voltage waveform in Fig.4.13 (ch.2) and Fig.4.14 (ch.3) are identical and similar.

CHAPTER-3 MEASUREMENT OF COMMON MODE VOLTAGE IN 2- LEVEL INVERTER FED INDUCTION MOTOR DRIVE

CHAPTER-3 MEASUREMENT OF COMMON MODE VOLTAGE IN 2- LEVEL INVERTER FED INDUCTION MOTOR DRIVE 46 CHAPTER-3 MEASUREMENT OF COMMON MODE VOLTAGE IN 2- LEVEL INVERTER FED INDUCTION MOTOR DRIVE 3.1. INTRODUCTION Induction Motor (IM) is considered as a constant speed motor with certain limitations. Earlier

More information

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER 42 CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER 3.1 INTRODUCTION The concept of multilevel inverter control has opened a new avenue that induction motors can be controlled to achieve dynamic performance

More information

CHAPTER-6 MEASUREMENT OF SHAFT VOLTAGE AND BEARING CURRENT IN 2, 3 AND 5-LEVEL INVERTER FED INDUCTION MOTOR DRIVE

CHAPTER-6 MEASUREMENT OF SHAFT VOLTAGE AND BEARING CURRENT IN 2, 3 AND 5-LEVEL INVERTER FED INDUCTION MOTOR DRIVE 12 CHAPTER-6 MEASUREMENT OF SHAFT VOLTAGE AND BEARING CURRENT IN 2, 3 AND 5-LEVEL INVERTER FED INDUCTION MOTOR DRIVE 6.1. INTRODUCTION Though the research work is concerned with the measurement of CM voltage,

More information

CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE

CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE 58 CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE 4.1 INTRODUCTION Conventional voltage source inverter requires high switching frequency PWM technique to obtain a quality output

More information

International Journal of Advance Engineering and Research Development

International Journal of Advance Engineering and Research Development Scientific Journal of Impact Factor(SJIF): 3.134 International Journal of Advance Engineering and Research Development Volume 2,Issue 5, May -2015 e-issn(o): 2348-4470 p-issn(p): 2348-6406 Simulation and

More information

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr Darshni M. Shukla Electrical Engineering Department Government Engineering College Valsad, India darshnishukla@yahoo.com Abstract:

More information

CHAPTER 4 MULTI-LEVEL INVERTER BASED DVR SYSTEM

CHAPTER 4 MULTI-LEVEL INVERTER BASED DVR SYSTEM 64 CHAPTER 4 MULTI-LEVEL INVERTER BASED DVR SYSTEM 4.1 INTRODUCTION Power electronic devices contribute an important part of harmonics in all kind of applications, such as power rectifiers, thyristor converters

More information

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES International Journal of Electrical and Electronics Engineering Research (IJEEER) ISSN(P): 2250-155X; ISSN(E): 2278-943X Vol. 3, Issue 5, Dec 2013, 243-252 TJPRC Pvt. Ltd. A NOVEL SWITCHING PATTERN OF

More information

CHAPTER 4 CONTROL ALGORITHM FOR PROPOSED H-BRIDGE MULTILEVEL INVERTER

CHAPTER 4 CONTROL ALGORITHM FOR PROPOSED H-BRIDGE MULTILEVEL INVERTER 65 CHAPTER 4 CONTROL ALGORITHM FOR PROPOSED H-BRIDGE MULTILEVEL INVERTER 4.1 INTRODUCTION Many control strategies are available for the control of IMs. The Direct Torque Control (DTC) is one of the most

More information

CHAPTER 3 CASCADED H-BRIDGE MULTILEVEL INVERTER

CHAPTER 3 CASCADED H-BRIDGE MULTILEVEL INVERTER 39 CHAPTER 3 CASCADED H-BRIDGE MULTILEVEL INVERTER The cascaded H-bridge inverter has drawn tremendous interest due to the greater demand of medium-voltage high-power inverters. It is composed of multiple

More information

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION Mahtab Alam 1, Mr. Jitendra Kumar Garg 2 1 Student, M.Tech, 2 Associate Prof., Department of Electrical & Electronics

More information

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM Akhila A M.Tech Student, Dept. Electrical and Electronics Engineering, Mar Baselios College of Engineering and Technology,

More information

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad. Performance Analysis of Three Phase Five-Level Inverters Using Multi-Carrier PWM Technique Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

More information

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System 1 G.Balasundaram, 2 Dr.S.Arumugam, 3 C.Dinakaran 1 Research Scholar - Department of EEE, St.

More information

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques Ashwini Kadam 1,A.N.Shaikh 2 1 Student, Department of Electronics Engineering, BAMUniversity,akadam572@gmail.com,9960158714

More information

Harmonic Analysis & Filter Design for a Novel Multilevel Inverter

Harmonic Analysis & Filter Design for a Novel Multilevel Inverter Harmonic Analysis & Filter Design for a Novel Multilevel Inverter Rashmy Deepak 1, Sandeep M P 2 RNS Institute of Technology, VTU, Bangalore, India rashmydeepak@gmail.com 1, sandeepmp44@gmail.com 2 Abstract

More information

CHAPTER 2 A SERIES PARALLEL RESONANT CONVERTER WITH OPEN LOOP CONTROL

CHAPTER 2 A SERIES PARALLEL RESONANT CONVERTER WITH OPEN LOOP CONTROL 14 CHAPTER 2 A SERIES PARALLEL RESONANT CONVERTER WITH OPEN LOOP CONTROL 2.1 INTRODUCTION Power electronics devices have many advantages over the traditional power devices in many aspects such as converting

More information

Harmonic Reduction in Induction Motor: Multilevel Inverter

Harmonic Reduction in Induction Motor: Multilevel Inverter International Journal of Multidisciplinary and Current Research Research Article ISSN: 2321-3124 Available at: http://ijmcr.com Harmonic Reduction in Induction Motor: Multilevel Inverter D. Suganyadevi,

More information

Multilevel Inverters : Comparison of Various Topologies and its Simulation

Multilevel Inverters : Comparison of Various Topologies and its Simulation 2017 IJSRST Volume 3 Issue 2 Print ISSN: 2395-6011 Online ISSN: 2395-602X National Conference on Advances in Engineering and Applied Science (NCAEAS) 16 th February 2017 In association with International

More information

CHAPTER 5 Z-SOURCE MULTILEVEL INVERTER FOR UPS APPLICATIONS

CHAPTER 5 Z-SOURCE MULTILEVEL INVERTER FOR UPS APPLICATIONS 90 CHAPTER 5 Z-SOURCE MULTILEVEL INVERTER FOR UPS APPLICATIONS 5.1 INTRODUCTION Multilevel Inverter (MLI) has a unique structure that allows reaching high voltage and power levels without the use of transformers.

More information

Effective Algorithm for Reducing DC Link Neutral Point Voltage and Total Harmonic Distortion for Five Level Inverter

Effective Algorithm for Reducing DC Link Neutral Point Voltage and Total Harmonic Distortion for Five Level Inverter Effective Algorithm for Reducing DC Link Neutral Point Voltage Total Harmonic Distortion for Five Level Inverter S. Sunisith 1, K. S. Mann 2, Janardhan Rao 3 sunisith@gmail.com, hodeee.gnit@gniindia.org,

More information

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive Vol.2, Issue.3, May-June 2012 pp-1028-1033 ISSN: 2249-6645 A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive B. SUSHMITHA M. tech Scholar, Power Electronics & Electrical

More information

Reduction in Total Harmonic Distortion Using Multilevel Inverters

Reduction in Total Harmonic Distortion Using Multilevel Inverters Reduction in Total Harmonic Distortion Using Multilevel Inverters Apurva Tomar 1, Dr. Shailja Shukla 2 1 ME (Control System), Department of Electrical Engineering, Jabalpur Engineering College, Jabalpur,

More information

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor Pinky Arathe 1, Prof. Sunil Kumar Bhatt 2 1Research scholar, Central India Institute of Technology, Indore, (M. P.),

More information

CHAPTER - 3 CONVENTIONAL SOURCE INVERTER FED INDUCTION MOTOR DRIVE. output voltage could be fixed or variable at a fixed or variable frequency.

CHAPTER - 3 CONVENTIONAL SOURCE INVERTER FED INDUCTION MOTOR DRIVE. output voltage could be fixed or variable at a fixed or variable frequency. CHAPTER - 3 CONVENTIONAL SOURCE INVERTER FED INDUCTION MOTOR DRIVE 3.1. Introduction The objective of this chapter is to describe conventional source inverters, modes of operations and comparisons. DC

More information

DC Link Capacitor Voltage Balance and Neutral Point Stabilization in Diode Clamped Multi Level Inverter

DC Link Capacitor Voltage Balance and Neutral Point Stabilization in Diode Clamped Multi Level Inverter IJCTA, 9(9), 016, pp. 361-367 International Science Press Closed Loop Control of Soft Switched Forward Converter Using Intelligent Controller 361 DC Link Capacitor Voltage Balance and Neutral Point Stabilization

More information

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD 2016 IJSRSET Volume 2 Issue 3 Print ISSN : 2395-1990 Online ISSN : 2394-4099 Themed Section: Engineering and Technology MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved

More information

REDUCTION OF ZERO SEQUENCE VOLTAGE USING MULTILEVEL INVERTER FED OPEN-END WINDING INDUCTION MOTOR DRIVE

REDUCTION OF ZERO SEQUENCE VOLTAGE USING MULTILEVEL INVERTER FED OPEN-END WINDING INDUCTION MOTOR DRIVE 52 Acta Electrotechnica et Informatica, Vol. 16, No. 4, 2016, 52 60, DOI:10.15546/aeei-2016-0032 REDUCTION OF ZERO SEQUENCE VOLTAGE USING MULTILEVEL INVERTER FED OPEN-END WINDING INDUCTION MOTOR DRIVE

More information

Speed Control of Induction Motor using Multilevel Inverter

Speed Control of Induction Motor using Multilevel Inverter Speed Control of Induction Motor using Multilevel Inverter 1 Arya Shibu, 2 Haritha S, 3 Renu Rajan 1, 2, 3 Amrita School of Engineering, EEE Department, Amritapuri, Kollam, India Abstract: Multilevel converters

More information

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive Gleena Varghese 1, Tissa Tom 2, Jithin K Sajeev 3 PG Student, Dept. of Electrical and Electronics Engg., St.Joseph

More information

A Novel Cascaded Multilevel Inverter Using A Single DC Source

A Novel Cascaded Multilevel Inverter Using A Single DC Source A Novel Cascaded Multilevel Inverter Using A Single DC Source Nimmy Charles 1, Femy P.H 2 P.G. Student, Department of EEE, KMEA Engineering College, Cochin, Kerala, India 1 Associate Professor, Department

More information

A Comparative Study of Different Topologies of Multilevel Inverters

A Comparative Study of Different Topologies of Multilevel Inverters A Comparative Study of Different Topologies of Multilevel Inverters Jainy Bhatnagar 1, Vikramaditya Dave 2 1 Department of Electrical Engineering, CTAE (India) 2 Department of Electrical Engineering, CTAE

More information

Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI

Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI IOSR Journal of Engineering (IOSRJEN) ISSN: 2250-3021 Volume 2, Issue 7(July 2012), PP 82-90 Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI

More information

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK INDUCTION MOTOR DRIVE WITH SINGLE DC LINK TO MINIMIZE ZERO SEQUENCE CURRENT IN

More information

ISSN: [Kumaravat * et al., 7(1): January, 2018] Impact Factor: 5.164

ISSN: [Kumaravat * et al., 7(1): January, 2018] Impact Factor: 5.164 IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY A REVIEW ARTICLE OF MULTILEVEL INVERTER CONFRIGURATION 4 POLE INDUCTION MOTOR WITH SINGLE DC LINK Piyush Kumaravat *1 & Anil Kumar

More information

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online): IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online): 2321-0613 Total Harmonic Distortion Analysis of Diode Clamped Multilevel Inverter with Resistive

More information

CHAPTER 6 UNIT VECTOR GENERATION FOR DETECTING VOLTAGE ANGLE

CHAPTER 6 UNIT VECTOR GENERATION FOR DETECTING VOLTAGE ANGLE 98 CHAPTER 6 UNIT VECTOR GENERATION FOR DETECTING VOLTAGE ANGLE 6.1 INTRODUCTION Process industries use wide range of variable speed motor drives, air conditioning plants, uninterrupted power supply systems

More information

CHAPTER 5 PERFORMANCE EVALUATION OF SYMMETRIC H- BRIDGE MLI FED THREE PHASE INDUCTION MOTOR

CHAPTER 5 PERFORMANCE EVALUATION OF SYMMETRIC H- BRIDGE MLI FED THREE PHASE INDUCTION MOTOR 85 CHAPTER 5 PERFORMANCE EVALUATION OF SYMMETRIC H- BRIDGE MLI FED THREE PHASE INDUCTION MOTOR 5.1 INTRODUCTION The topological structure of multilevel inverter must have lower switching frequency for

More information

COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION MOTOR DRIVES

COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION MOTOR DRIVES International Journal of Science, Engineering and Technology Research (IJSETR), Volume 3, Issue 5, May 214 COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION

More information

Simulation and Experimental Results of 7-Level Inverter System

Simulation and Experimental Results of 7-Level Inverter System Research Journal of Applied Sciences, Engineering and Technology 3(): 88-95, 0 ISSN: 040-7467 Maxwell Scientific Organization, 0 Received: November 3, 00 Accepted: January 0, 0 Published: February 0, 0

More information

Total Harmonics Distortion Investigation in Multilevel Inverters

Total Harmonics Distortion Investigation in Multilevel Inverters American Journal of Engineering Research (AJER) e-issn : 2320-0847 p-issn : 2320-0936 Volume-02, Issue-07, pp-159-166 www.ajer.org Research Paper Open Access Total Harmonics Distortion Investigation in

More information

Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed

Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed Abstract The multilevel inverter utilization have been increased since the last decade. These new type of inverters are

More information

Lecture Note. DC-AC PWM Inverters. Prepared by Dr. Oday A Ahmed Website: https://odayahmeduot.wordpress.com

Lecture Note. DC-AC PWM Inverters. Prepared by Dr. Oday A Ahmed Website: https://odayahmeduot.wordpress.com Lecture Note 10 DC-AC PWM Inverters Prepared by Dr. Oday A Ahmed Website: https://odayahmeduot.wordpress.com Email: 30205@uotechnology.edu.iq Scan QR DC-AC PWM Inverters Inverters are AC converters used

More information

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor Divya Subramanian 1, Rebiya Rasheed 2 M.Tech Student, Federal Institute of Science And Technology, Ernakulam, Kerala, India

More information

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

Low Order Harmonic Reduction of Three Phase Multilevel Inverter Journal of Scientific & Industrial Research Vol. 73, March 014, pp. 168-17 Low Order Harmonic Reduction of Three Phase Multilevel Inverter A. Maheswari 1 and I. Gnanambal 1 Department of EEE, K.S.R College

More information

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter Applied Power Electronics Laboratory, Department of Electrotechnics, University of Sciences and Technology of Oran,

More information

Dr.Arkan A.Hussein Power Electronics Fourth Class. 3-Phase Voltage Source Inverter With Square Wave Output

Dr.Arkan A.Hussein Power Electronics Fourth Class. 3-Phase Voltage Source Inverter With Square Wave Output 3-Phase Voltage Source Inverter With Square Wave Output ١ fter completion of this lesson the reader will be able to: (i) (ii) (iii) (iv) Explain the operating principle of a three-phase square wave inverter.

More information

Diode Clamped Multilevel Inverter for Induction Motor Drive

Diode Clamped Multilevel Inverter for Induction Motor Drive International Research Journal of Engineering and Technology (IRJET) e-issn: 239-6 Volume: Issue: 8 Aug 28 www.irjet.net p-issn: 239-72 Diode Clamped Multilevel for Induction Motor Drive Sajal S. Samarth,

More information

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive Venkata Anil Babu Polisetty 1, B.R.Narendra 2 PG Student [PE], Dept. of EEE, DVR. & Dr.H.S.MIC College of Technology, AP, India 1 Associate

More information

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor Nayna Bhargava Dept. of Electrical Engineering SATI, Vidisha Madhya Pradesh, India Sanjeev Gupta

More information

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 12, Issue 10 (October 2016), PP.70-74 Symmetrical Multilevel Inverter with Reduced

More information

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches P.Bhagya [1], M.Thangadurai [2], V.Mohamed Ibrahim [3] PG Scholar [1],, Assistant Professor [2],

More information

CHAPTER 6 THREE-LEVEL INVERTER WITH LC FILTER

CHAPTER 6 THREE-LEVEL INVERTER WITH LC FILTER 97 CHAPTER 6 THREE-LEVEL INVERTER WITH LC FILTER 6.1 INTRODUCTION Multi level inverters are proven to be an ideal technique for improving the voltage and current profile to closely match with the sinusoidal

More information

CHAPTER 3. NOVEL MODULATION TECHNIQUES for MULTILEVEL INVERTER and HYBRID MULTILEVEL INVERTER

CHAPTER 3. NOVEL MODULATION TECHNIQUES for MULTILEVEL INVERTER and HYBRID MULTILEVEL INVERTER CHAPTER 3 NOVEL MODULATION TECHNIQUES for MULTILEVEL INVERTER and HYBRID MULTILEVEL INVERTER In different hybrid multilevel inverter topologies various modulation techniques can be applied. Every modulation

More information

Three Phase Five Level Inverter with SPWM fed from Hybrid Renewable Energy Based Induction Motor Drive

Three Phase Five Level Inverter with SPWM fed from Hybrid Renewable Energy Based Induction Motor Drive Three Phase Five Level Inverter with SPWM fed from Hybrid Renewable Energy Based Induction Motor Drive Venkata Anjani kumar G 1 International Journal for Modern Trends in Science and Technology Volume:

More information

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices International Journal of Science, Engineering and Technology Research (IJSETR), Volume 3, Issue 5, May 4 A SinglePhase Carrier Phaseshifted PWM Multilevel Inverter for 9level with Reduced Switching Devices

More information

ABSTRACT. Introduction

ABSTRACT. Introduction Simulation Of A 4-Switch,3-Phase Inverter Fed Induction Motor (IM) Drive System Prof. A.A.Apte AISSMS College of Engineering, Pune University/Pune, Maharashtra, India V.D.Malwade AISSMS College of Engineering,

More information

Development of Multilevel Inverters for Control Applications

Development of Multilevel Inverters for Control Applications International Research Journal of Engineering and Technology (IRJET) e-issn: 2395-56 Volume: 3 Issue: 1 Jan-216 www.irjet.net p-issn: 2395-72 Development of Multilevel Inverters for Control Applications

More information

Hybrid 5-level inverter fed induction motor drive

Hybrid 5-level inverter fed induction motor drive ISSN 1 746-7233, England, UK World Journal of Modelling and Simulation Vol. 10 (2014) No. 3, pp. 224-230 Hybrid 5-level inverter fed induction motor drive Dr. P.V.V. Rama Rao, P. Devi Kiran, A. Phani Kumar

More information

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2. PIC Based Seven-Level Cascaded H-Bridge Multilevel Inverter R.M.Sekar, Baladhandapani.R Abstract- This paper presents a multilevel inverter topology in which a low switching frequency is made use taking

More information

A Comparative Study of SPWM on A 5-Level H-NPC Inverter

A Comparative Study of SPWM on A 5-Level H-NPC Inverter Research Journal of Applied Sciences, Engineering and Technology 6(12): 2277-2282, 2013 ISSN: 2040-7459; e-issn: 2040-7467 Maxwell Scientific Organization, 2013 Submitted: December 17, 2012 Accepted: January

More information

Space Vector PWM Voltage Source Inverter Fed to Permanent Magnet Synchronous Motor

Space Vector PWM Voltage Source Inverter Fed to Permanent Magnet Synchronous Motor International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 12, Issue 6 (June 2016), PP.50-60 Space Vector PWM Voltage Source Inverter Fed to

More information

CHAPTER 3. SINGLE-STAGE PFC TOPOLOGY GENERALIZATION AND VARIATIONS

CHAPTER 3. SINGLE-STAGE PFC TOPOLOGY GENERALIZATION AND VARIATIONS CHAPTER 3. SINGLE-STAGE PFC TOPOLOG GENERALIATION AND VARIATIONS 3.1. INTRODUCTION The original DCM S 2 PFC topology offers a simple integration of the DCM boost rectifier and the PWM DC/DC converter.

More information

A Low Cost SVPWM Controller for Five-Phase VSI Using PIC18F4550

A Low Cost SVPWM Controller for Five-Phase VSI Using PIC18F4550 International Conference on System Dynamics and Control -ICSDC A Low Cost SVPWM Controller for Five-Phase VSI Using PIC18F40 Auswin George T., Dheepak Krishnamurthy, M. Rau and A.Balasubramanian, Department

More information

5-Level Parallel Current Source Inverter for High Power Application with DC Current Balance Control

5-Level Parallel Current Source Inverter for High Power Application with DC Current Balance Control 2011 IEEE International Electric Machines & Drives Conference (IEMDC) 5-Level Parallel Current Source Inverter for High Power Application with DC Current Balance Control N. Binesh, B. Wu Department of

More information

B. Muralidhara Member, IACSIT, A. Ramachandran, R. Srinivasan, and M. Channa Reddy

B. Muralidhara Member, IACSIT, A. Ramachandran, R. Srinivasan, and M. Channa Reddy Experimental Measurement and Comparison of Common Mode Voltage, Shaft Voltage and the Bearing Current in Two-level and Multilevel Fed Induction Motor B. Muralidhara Member, IACSIT, A. Ramachandran, R.

More information

Simulation of Speed Control of Induction Motor with DTC Scheme Patel Divyaben Lalitbhai 1 Prof. C. A. Patel 2 Mr. B. R. Nanecha 3

Simulation of Speed Control of Induction Motor with DTC Scheme Patel Divyaben Lalitbhai 1 Prof. C. A. Patel 2 Mr. B. R. Nanecha 3 IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 09, 2015 ISSN (online): 2321-0613 Simulation of Speed Control of Induction Motor with DTC Scheme Patel Divyaben Lalitbhai

More information

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE A. Maheswari, Dr. I. Gnanambal Department of EEE, K.S.R College of Engineering, Tiruchengode,

More information

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs. SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER Atulkumar Verma, Prof. Mrs. Preeti Khatri Assistant Professor pursuing M.E. Electrical Power Systems in PVG s College

More information

Harmonic elimination control of a five-level DC- AC cascaded H-bridge hybrid inverter

Harmonic elimination control of a five-level DC- AC cascaded H-bridge hybrid inverter University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers Faculty of Engineering and Information Sciences 2 Harmonic elimination control of a five-level DC- AC cascaded

More information

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION T.Ramachandran 1, P. Ebby Darney 2 and T. Sreedhar 3 1 Assistant Professor, Dept of EEE, U.P, Subharti Institute of Technology

More information

CHAPTER 1 INTRODUCTION

CHAPTER 1 INTRODUCTION CHAPTER 1 INTRODUCTION 1.1 Introduction Power semiconductor devices constitute the heart of the modern power electronics, and are being extensively used in power electronic converters in the form of a

More information

CHAPTER 5 POWER QUALITY IMPROVEMENT BY USING POWER ACTIVE FILTERS

CHAPTER 5 POWER QUALITY IMPROVEMENT BY USING POWER ACTIVE FILTERS 86 CHAPTER 5 POWER QUALITY IMPROVEMENT BY USING POWER ACTIVE FILTERS 5.1 POWER QUALITY IMPROVEMENT This chapter deals with the harmonic elimination in Power System by adopting various methods. Due to the

More information

Determination of EMI of PWM fed Three Phase Induction Motor. Ankur Srivastava

Determination of EMI of PWM fed Three Phase Induction Motor. Ankur Srivastava Abstract International Journal of Technical Innovation in Modern Engineering & Science (IJTIMES) Impact Factor: 3.45 (SJIF-2015), e-issn: 2455-2584 Volume 3, Issue 05, May-2017 Determination of EMI of

More information

SIMULATION AND IMPLEMENTATION OF MULTILEVEL INVERTER BASED INDUCTION MOTOR DRIVE BASED ON PWM TECHNIQUES

SIMULATION AND IMPLEMENTATION OF MULTILEVEL INVERTER BASED INDUCTION MOTOR DRIVE BASED ON PWM TECHNIQUES SIMULATION AND IMPLEMENTATION OF MULTILEVEL INVERTER BASED INDUCTION MOTOR DRIVE BASED ON PWM TECHNIQUES 1 CH.Manasa, 2 K.Uma, 3 D.Bhavana Students of B.Tech, Electrical and Electronics Department BRECW,

More information

A Novel Five-level Inverter topology Applied to Four Pole Induction Motor Drive with Single DC Link

A Novel Five-level Inverter topology Applied to Four Pole Induction Motor Drive with Single DC Link Research Article International Journal of Current Engineering and Technology E-ISSN 2277 4106, P-ISSN 2347-5161 2014 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet A Novel

More information

DESIGN 3-PHASE 5-LEVELS DIODE CLAMPED MULTILEVEL INVERTER USING MATLAB SIMULINK

DESIGN 3-PHASE 5-LEVELS DIODE CLAMPED MULTILEVEL INVERTER USING MATLAB SIMULINK DESIGN 3-PHASE 5-LEVELS DIODE CLAMPED MULTILEVEL INVERTER USING MATLAB SIMULINK Ryanuargo 1 Setiyono 2 1,2 Jurusan Teknik Elektro, Fakultas Tekonologi Industri, Universitas Gunadarma 1 argozein@gmail.com

More information

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding E. Chidam Meenakchi Devi 1, S. Mohamed Yousuf 2, S. Sumesh Kumar 3 P.G Scholar, Sri Subramanya

More information

New model multilevel inverter using Nearest Level Control Technique

New model multilevel inverter using Nearest Level Control Technique New model multilevel inverter using Nearest Level Control Technique P. Thirumurugan 1, D. Vinothin 2 and S.Arockia Edwin Xavier 3 1,2 Department of Electronics and Instrumentation Engineering,J.J. College

More information

Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability.

Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability. Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability. Soujanya Kulkarni (PG Scholar) 1, Sanjeev Kumar R A (Asst.Professor) 2 Department of Electrical and Electronics

More information

Hybrid PWM switching scheme for a three level neutral point clamped inverter

Hybrid PWM switching scheme for a three level neutral point clamped inverter Hybrid PWM switching scheme for a three level neutral point clamped inverter Sarath A N, Pradeep C NSS College of Engineering, Akathethara, Palakkad. sarathisme@gmail.com, cherukadp@gmail.com Abstract-

More information

A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches

A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches Page number 1 A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches Abstract The demand for high-voltage high-power inverters is increasing, and it

More information

Analysis of Voltage Source Inverters using Space Vector PWM for Induction Motor Drive

Analysis of Voltage Source Inverters using Space Vector PWM for Induction Motor Drive IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) ISSN: 2278-1676 Volume 2, Issue 6 (Sep-Oct. 2012), PP 14-19 Analysis of Voltage Source Inverters using Space Vector PWM for Induction

More information

THD Analysis for 3-Phase 5-Level Diode Clamped Multilevel Inverter Using Different PWM Techniques

THD Analysis for 3-Phase 5-Level Diode Clamped Multilevel Inverter Using Different PWM Techniques THD Analysis for 3-Phase 5-Level Diode Clamped Multilevel Inverter Using Different PWM Techniques M.V Subramanyam, B.Preetham Reddy, P.V.N.Prasad Associate Professor, Department of EEE, Vignana Bharati

More information

Minimization Of Total Harmonic Distortion Using Pulse Width Modulation Technique

Minimization Of Total Harmonic Distortion Using Pulse Width Modulation Technique IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 3 Ver. IV (May Jun. 2015), PP 01-12 www.iosrjournals.org Minimization Of Total Harmonic

More information

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications I J C T A, 9(15), 2016, pp. 6983-6992 International Science Press A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications M. Arun Noyal Doss*, K. Harsha**, K. Mohanraj*

More information

Modelling and Simulation of New PV-Battery Based Hybrid Energy System for Z source Inverter using SVPWM fed Industrial Applications

Modelling and Simulation of New PV-Battery Based Hybrid Energy System for Z source Inverter using SVPWM fed Industrial Applications Modelling and Simulation of New PV-Battery Based Hybrid Energy System for Z source Inverter using SVPWM fed Industrial Applications VEERESH M-Tech Scholar Department of Electrical & Electronics Engineering,

More information

Multilevel Inverter with Coupled Inductors with Sine PWM Techniques

Multilevel Inverter with Coupled Inductors with Sine PWM Techniques Multilevel Inverter with Coupled Inductors with Sine PWM Techniques S.Subalakshmi 1, A.Mangaiyarkarasi 2, T.Jothi 3, S.Rajeshwari 4 Assistant Professor-I, Dept. of EEE, Prathyusha Institute of Technology

More information

COMPARATIVE STUDY ON CARRIER OVERLAPPING PWM STRATEGIES FOR THREE PHASE FIVE LEVEL DIODE CLAMPED AND CASCADED INVERTERS

COMPARATIVE STUDY ON CARRIER OVERLAPPING PWM STRATEGIES FOR THREE PHASE FIVE LEVEL DIODE CLAMPED AND CASCADED INVERTERS COMPARATIVE STUDY ON CARRIER OVERLAPPING PWM STRATEGIES FOR THREE PHASE FIVE LEVEL DIODE CLAMPED AND CASCADED INVERTERS S. NAGARAJA RAO, 2 A. SURESH KUMAR & 3 K.NAVATHA,2 Dept. of EEE, RGMCET, Nandyal,

More information

Simulation with Experimental Measurement of Voltage Total Harmonic Distortion and Harmonic Frequency in Three-Phase Induction Motor fed from Inverter

Simulation with Experimental Measurement of Voltage Total Harmonic Distortion and Harmonic Frequency in Three-Phase Induction Motor fed from Inverter Proceedings of the World Congress on Engineering 217 Vol I WCE 217, July 5-7, 217, London, U.K. Simulation with Experimental Measurement of Voltage Total Harmonic Distortion and Harmonic Frequency in Three-Phase

More information

A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems

A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems V. Balakrishna Reddy Professor, Department of EEE, Vijay Rural Engg College, Nizamabad, Telangana State, India Abstract

More information

International Journal of Advance Engineering and Research Development

International Journal of Advance Engineering and Research Development Scientific Journal of Impact Factor(SJIF): 3.134 e-issn(o): 2348-4470 p-issn(p): 2348-6406 International Journal of Advance Engineering and Research Development Volume 2,Issue 4, April -2015 Reduction

More information

Comparison of 3-Phase Cascaded & Multi Level DC Link Inverter with PWM Control Methods

Comparison of 3-Phase Cascaded & Multi Level DC Link Inverter with PWM Control Methods International Journal of Engineering Research and Applications (IJERA) IN: 2248-9622 Comparison of 3-Phase Cascaded & Multi Level DC Link Inverter with PWM Control Methods Ch.Anil Kumar 1, K.Veeresham

More information

MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER

MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER Akash A. Chandekar 1, R.K.Dhatrak 2 Dr.Z.J..Khan 3 M.Tech Student, Department of

More information

Multilevel Inverters for Large Automotive Electric Drives

Multilevel Inverters for Large Automotive Electric Drives Presented at the All Electric Combat Vehicle Second International Conference, June 8-12, 1997, Dearborn, Michigan, vol. 2, pp. 29-214. Hosted by the U.S. Army Tank-automotive and Armaments Command Multilevel

More information

REDUCTION OF COMMON-MODE VOLTAGE IN OPEN END WINDING INDUCTION MOTOR DRIVE USING CARRIER PHASE-SHIFT STRATEGY

REDUCTION OF COMMON-MODE VOLTAGE IN OPEN END WINDING INDUCTION MOTOR DRIVE USING CARRIER PHASE-SHIFT STRATEGY REDUCTION OF COMMON-MODE VOLTAGE IN OPEN END WINDING INDUCTION MOTOR DRIVE USING CARRIER PHASE-SHIFT STRATEGY Ms. C. Kalpa Latha, Electrical and Electronics Engineering, G. Pulla Reddy Engineering College,

More information

Multilevel Inverter Based Statcom For Power System Load Balancing System

Multilevel Inverter Based Statcom For Power System Load Balancing System IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735 PP 36-43 www.iosrjournals.org Multilevel Inverter Based Statcom For Power System Load Balancing

More information

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI Srinivas Reddy Chalamalla 1, S. Tara Kalyani 2 M.Tech, Department of EEE, JNTU, Hyderabad, Andhra Pradesh, India 1 Professor,

More information

Comparative Evaluation of Three Phase Three Level Neutral Point Clamped Z-Source Inverters using Advanced PWM Control Strategies

Comparative Evaluation of Three Phase Three Level Neutral Point Clamped Z-Source Inverters using Advanced PWM Control Strategies International Journal of Electronic and Electrical Engineering. ISSN 0974-2174 Volume 5, Number 3 (2012), pp. 239-254 International Research Publication House http://www.irphouse.com Comparative Evaluation

More information

CHAPTER 2 CONTROL TECHNIQUES FOR MULTILEVEL VOLTAGE SOURCE INVERTERS

CHAPTER 2 CONTROL TECHNIQUES FOR MULTILEVEL VOLTAGE SOURCE INVERTERS 19 CHAPTER 2 CONTROL TECHNIQUES FOR MULTILEVEL VOLTAGE SOURCE INVERTERS 2.1 INTRODUCTION Pulse Width Modulation (PWM) techniques for two level inverters have been studied extensively during the past decades.

More information