VOLTAGE REGULATION USING PHASE SHIFT MODULATION IN SINGLE-DC-SOURCE OR SOLAR VOLTAGE SOURCE USING CASCADED H-BRIDGE MULTILEVEL CONVERTERS

Size: px
Start display at page:

Download "VOLTAGE REGULATION USING PHASE SHIFT MODULATION IN SINGLE-DC-SOURCE OR SOLAR VOLTAGE SOURCE USING CASCADED H-BRIDGE MULTILEVEL CONVERTERS"

Transcription

1 VOLTAGE REGULATION USING PHASE SHIFT MODULATION IN SINGLE-DC-SOURCE OR SOLAR VOLTAGE SOURCE USING CASCADED H-BRIDGE MULTILEVEL CONVERTERS Mohd Mustafa Assistant Professor, Dept. of EEE, Aurora s Scientific, Technological & Research Academy (ASTRA), Hyderabad, India Abstract Cascaded H-bridge multilevel power electronic converters generally require several dc sources. An alternative option is to replace all the separate dc sources feeding the H-bridge cells with capacitors, leaving only one H-bridge cell with a real dc voltage source. This will yield a cost-effective converter. However, the required capacitor voltage balancing is challenging. In this paper, using the phase-shift modulation approach, a new control method for cascaded H-bridge multilevel converters fed with only one independent dc source is presented. The proposed method has a wide voltage regulation range for the replacement capacitors in the H-bridge cells. Experimental and simulation results support the proposed control method. Index Terms Capacitor voltage regulation, cascaded H-bridge converter, H-bridge cell, multilevel converter, DC source, solar voltage source. I. INTRODUCTION IN Multilevel power electronic converters, the desired output voltage is synthesized by combining several separate dc voltage sources [1] [3]. Solar panels, fuel cells, batteries, and ultra capacitors are the most common independent sources used [4], [5]. These converters have single- and three-phase applications. The main advantages of multilevel converters are low harmonic distortion of the generated output voltage, low electromagnetic emissions, high efficiency, the ability to operate at high voltages, and modularity [4], [6] [8]. In general, multilevel converters are categorized into diodeclamped [9] [11], flying capacitor [12] [14], and cascaded H-bridge multilevel topologies [1][15] [17]. Applications of diode clamped multilevel converters include high-power ac motor drives in conveyors, pumps, fans, and mills [3], [4], [15]. The flying capacitor multilevel converter has been used in high-bandwidth high-switching frequency applications such as mediumvoltage traction drives [6]. Finally, the cascaded H-bridge multilevel converter has been applied to high-power and high-quality applications [1], [17] such as static volt-ampere reactive generation [1], active filters, reactive power compensators, power photovoltaic power conversion [5], [8], [18], [19], uninterruptible supplies, and magnetic resonance imaging. Furthermore, one of the growing applications for multilevel power electronic converters is electricdrive vehicles in which the traction motor is driven by batteries [15], [20], [21]. The method used to switch cascaded H-bridge cells can be based either on the fundamental switching frequency, i.e., staircase modulation, or the pulse width modulation (PWM) technique [7], [22] [28]. In the fundamental switching frequency approach, the switching losses are less, but the harmonics in the output voltage waveform appear at lower frequencies. Several methods are proposed in the literature to selectively eliminate harmonics in the output waveforms of multilevel converters [7], [24], [29], [30]. In the PWM Switching method, the harmonics in the output waveform appear at higher frequencies, but due to a higher switching frequency, the switching losses are greater [7], [31]. Fig. 1 shows the block diagram of a cascaded H- bridge inverter system, which consists of main and auxiliary H-bridge cells. In early implementations [32], each H-bridge cell was supplied by an independent dc source. Later, research showed that only one cell needs to be supplied by a dc power source; the remaining cells can be fed by capacitors [7], [11], [31], [33] [35]. The method proposed in [7], [22], [31], and [36] uses the switching state redundancy for capacitor voltage regulation, where the voltage level of the auxiliary cell usually is selected to be half that of the main H-bridge 39

2 cell. However, studies have shown that regulating the capacitor voltage is not as easy as initially predicted [7], [22], [37]. The existence of redundant switching states has been assumed to be adequate for capacitor voltage regulation. However, the output current of the inverter and the time duration of the redundant switching states greatly impact the charging or discharging patterns of the replacement capacitors [7], [31]. This paper proposes a control method applicable to single dc- source or solar voltage source cascaded H- bridge multilevel inverters to improve their capacitor voltage regulation. The proposed method, phase shift modulation, is robust and does not incur much computational burden. In this method, the main inverter switches at the fundamental frequency, and the auxiliary inverter switches nonlinear V I characteristic of a PV generator can be modeled using current source, diode, and resistors. The single-diode model shown in Fig. 1 (a) is widely used for the PV source modeling. This model provides a trade- off between accuracy and complexity. Thevenin s equivalent model with non constant voltages and resistances has been proposed in to closely approximate the characteristic of PV generator. The Thevenin s based model provides simpler prediction and computation for the maximum power point of PV array under different operating conditions. Thevenin s theorem is not valid for a nonlinear model, but the nonlinear model could be represented by a linear one with non constant parameters. In for example, the piecewise linearization is used to linearize the diode. The parameters in Fig. 1(a) can be estimated using the manufacturer s datasheet. As shown in Fig. 1(b), the ctual diode characteristic has been divided into three regions and the characteristic in each region is approximated as a straight line. Each line can be further represented by a set of voltage source Vx,n and resistance one of the boundary points such that the operation at this point has no approximation error. The single-diode model of the PV generator with linearize diode is shown in Fig. 1(c), where the diode is approximated by the voltage source Vx,n and resistance Rd. The values of Vx and Rd are dependent on the operation region of the PV generator. The Thevenin s equivalent model of Fig. 2(c) is shown in Fig. 1(d). From the derivation in, the Vpv_th,n and Rpv_ th,n can be calculated by Fig 1. Block diagram of a cascaded H-bridge inverter At the PWM frequency. The working theory of the cascaded H-bridge multilevel inverter is briefly introduced in Section II. Section III introduces the phase-shift modulation technique and describes its principles of operation. Simulation results and harmonic Analysis also are presented in this section. Section IV is dedicated to design guidelines on the selection of an appropriate voltage level for the auxiliary cell capacitor. The experimental results appear in Section V. Section VI offers concluding remarks and an overall evaluation of the proposed method. II SOLAR VOLTAGE SOURCE OR PV CELL VOLTAGE Solar voltage or PV generator as input source has significant effect on the converter dynamics. The 40

3 III. MULTILEVEL H-BRIDGE CONVERTER FUNDAMENTALS OF OPERATION The structures of the main and auxiliary cells are very similar to each other, the only difference being that the main inverter uses a dc voltage source or a battery while the auxiliary inverter uses a capacitor (see Fig. 1). H - bridge cells are connected in series; hence, the synthesized voltage waveform is the sum of all individual cell outputs. The output voltage of the inverter can be described as V out = v 1 + v 2. (1) In most applications, the desired output voltage waveform of the cascaded H-bridge multilevel inverter is a sinusoidal waveform that can be described as V out, ref (t) = V m sin(ωt) (2) Where V m is the desired amplitude of the output voltage. Fig. 2 describes how the desired output voltage waveform is synthesized using the main and auxiliary H- bridge cells. The main H-bridge cell, which is supplied by V dc, generates a rectangular waveform (v 1), the frequency of which equals that of the desired output voltage. Furthermore, the width of this rectangular waveform is chosen in such a way that the amplitude of its fundamental harmonic also equals that of the desired output voltage. In other words α = cos 1 (πv m/4v dc) (3) Fig. 2. Thevenin s equivalent circuit derived from the single-diode model. (a) Single-diode model of a PV generator. (b) V I characteristic of diode: actual and linear approximation. (c) Single-diode model with linearize diode. (d) Thevenin s equivalent circuit for a single-diode model with linearized diode. Fig 3. Desired output waveforms of the main and auxiliary cell v 2, ref (t) = v out, ref (t) v 1(t). (4) The PWM technique at a higher frequency will be applied to the auxiliary cell to construct v 2,ref (t). The 41

4 conventional unipolar PWM switching method [38] is used in this work. IV. PHASE-SHIFT MODULATION Regulating the capacitor voltage in the auxiliary H- bridge cell is a challenging task [39], [40]. In the method proposed here, capacitor voltage regulation is achieved by adjusting the active power that the main H-bridge cell injects into the system. By shifting the voltage waveform generated by the main H-bridge cell (see Fig. 3) to the left or right, one can inject more (or less) active power, which can be used to charge (or discharge) the capacitor on the auxiliary cell. Some reasonable assumptions are made in order to simplify the analytical description of the principle of operation of phase shift modulation. Here, it is assumed that the output voltage of the auxiliary cell is equal to the commanded waveform for that cell, i.e., v 2(t) = v 2, ref (t). Because PWM switching is used for this H-bridge cell, this assumption is relatively accurate. The other assumption is that the output current is sinusoidal, as the load usually behaves like a low-pass filter. The Fourier series of the rectangular output voltage waveform of the main cell can be expressed as V 1(t)= Vmsin(ωt)+ n=3,5 [ansin(n t)+bncos(n t)] = Vm sin(ωt) + hn(nωt) (5) where h n(nωt) encompasses all of the harmonics in the output of the main cell except for the fundamental harmonic. Based on (3), the magnitude of the fundamental harmonic of the main cell s voltage is set to be equal to the magnitude of the output voltage. Consequently, the output voltage of the auxiliary cell is given by v 2(t) = h n(nωt). (6) For a general case, as shown in Fig. 3(a), in which the output current has a θ phase shift from the output voltage, i.e., Fig. 4. Impact of a phase shift in v1 on the power supplied by the auxiliary cell. (a) No phase shift ((p 2) = 0). (b) Shift to the right (p2) is negative, capacitor charging). (c) Shift to the left (p2) is positive, capacitor discharging). i Load(t) = I m sin(ωt θ), the average output power can be described as < p out >= 0.5V mi m cos(θ) (7) The average power that the harmonics send out during a cycle is zero, which therefore does not contribute to the output power of the cell. Thus, (p 1)= (p out), and (p 2)= 0. Now, if the voltage of the main cell is shifted to the right by Δα based on the operation principle of the converter, the output voltage and, consequently, the output current and output power do not change. In this case, the output voltage of the cells can be expressed as 42

5 v1=v m sin(ωt Δα)+h n (n(ωt Δα)) (8) v 2(t)=V msin(ωt) V msin(ωt Δα) h n(n(ωt Δα)) (9) As a result, the output power of each cell is given by (p1) =0.5V mi m cos(θ Δα) (10) (p2) =0.5V mi m [cos(θ) cos(θ Δα)] (11) Therefore, when both θ and Δα are positive, the generated active power in the main cell will be greater than the power transferred to the load, i.e., cos(θ Δα) > cos(θ). This causes the remaining power to be delivered to the auxiliary cell, consequently charging the capacitor of that cell. In other words, when Δα is positive, (p2) is negative, meaning that the capacitor is charging, and when Δα is negative, (p2) is positive, meaning that the capacitor is discharging. Therefore, controlling Δα makes it possible to charge or discharge the capacitor to regulate its voltage at the desired value. Note that, by using this method, capacitor voltage regulation is not possible for purely resistive load. Because, with resistive instance, when Δα is 10, using (10), the output power of the main cell is only 2084 W. The remaining 343 W must be supplied by the auxiliary cell, which causes the capacitor to discharge [see Fig. 3(c)]. Note that, in all three figures, the PWM modulation has not been applied yet. Based on the previous discussion, one can devise a control scheme that regulates the voltage across the auxiliary capacitor,as shown in Fig. 4. In order to include the effect of the PWM modulation scheme, a MATLAB/Simulink model has been developed. In this model, the load is assumed to consist of a resistor in series with an inductor. In order to verify these results, the system has been modeled using MATLAB/Simulink. The simulation results with a load comprising a 10-Ω resistor and load, θ is zero using (11), (p2) is always positive regardless of the value of Δα. Thus, charging the capacitor is not possible by changing Δα. For instance, when Vdc = 100 V, if the desired amplitude of the output voltage is 120 V, then, using (3), Fig. 5. Open-loop control diagram for auxiliary capacitor voltage conduction regulation. angle α should be set at In this case, if the load draws a sinusoidal current with 50 A of amplitude and 36 of phase lag, the waveforms would look like what appears in Fig. 3(a). In this figure, p2(t) denotes the instantaneous power delivered by the auxiliary H-bridge. The average value of this power is zero (_p2_ = 0); therefore, the auxiliary capacitor will neither charge nor discharge. The output power of the main H-bridge cell is 2427 W [based on (7)], which equates to the power that the load is consuming. Now, if the voltage waveform that the main H-bridge cell is generating is shifted to the right [denoted by Δα in Fig. 3(b)], as the phase difference between that and the output current decreases, the main H-bridge cell will provide some extra power. This extra power will be absorbed by the capacitor in the auxiliary cell. For our particular numerical example, the main cell will Fig.6. Simulation results of open-loop phase-shift modulation. generate, using (10), 2696 W if Δα is +10. The difference, 269 W, will be absorbed by the capacitor. This case is shown in Fig. 3(b). Similar to Fig. 3(a), p2(t) indicates the instantaneous power delivered by the auxiliary cell, which has a negative average value in this case. Similarly, when a left shift is applied to v1(t), the main cell will not supply as much power. Consequently, the capacitor in the auxiliary cell will be discharged. For 43

6 Fig. 7. Closed-loop control block diagram of the capacitor voltage regulation system. a 15.3-mH inductor [i.e., lagging power factor (PF)] connected in series, when Vdc is 100 V and Vdcx is selected to be 70 V, are shown in Fig. 5. This figure shows changes in the capacitor voltage for two different values of Δα. When Δα = +1, the capacitor voltage increases, which indicates a charging capacitor. When Δα = 1, the capacitor voltage decreases, which indicates a discharging capacitor. Based on the previous discussion, a closed-loop control system for capacitor voltage regulation can be designed. The proposed capacitor voltage regulation method is shown in Fig. 6. Δα is adjusted to regulate the capacitor voltage inthe auxiliary cell. The simulation results of the closed-loop phase-shift system with an inductive load are shown in Fig. 7, which indicates that the capacitor voltage regulation control has successfully regulated the capacitor by changing Δα. The frequency spectrum of the output voltage is presented in Fig. 8. In this figure, the amplitude of each harmonic is scaled based on the fundamental frequency (120 V here) and is shown as a percentage. Note that this figure presents only 0% to 5%. The figure reveals that the lowest harmonics are very small compared to the fundamental component. Fig. 9. Frequency spectrum of the output voltage (the chart is cut out at 5%). IV. CONSTRAINTS ON CAPACITOR VOLTAGE SELECTION OF AUXILIARY H-BRIDGE CELL In this section, constraints on the voltage level chosen for the auxiliary H-bridge are discussed. As shown in Fig. 2, the maximum value for the reference of the auxiliary H-bridge occurs at the switching instants of the main H-bridge, i.e., at ωt = α, π α, π + α, and 2π α. It is clear that the voltage source of the auxiliary H-bridge should be chosen to be greater than the peak of its reference voltage. Based on this limitation, it is possible to find the minimum value for the voltage level of the auxiliary H-bridge. Using (2) and (3), the output voltage at α can be calculated as follows: v α =v out ( ) = Vm sin(α) = V m (12) v α+ =V dc v out( ) = V dc V α. (13) For different values of the commanded minimum V dcx is given by Vm, the Min.V dcx = max(v α, v α+). (14) Fig. 8. Simulation results of the closed-loop phase-shift modulation. 44

7 logic device. The control signals were sent to insulated gate bipolar transistors (IGBTs) through optical fiber cables V/75-A Powerex CM75DU-24F IGBTs were used in the hardware setup. Furthermore, a sensor board was used to measure the voltage of the capacitor, and then, it was fed back to the DSP through a signal conditioning board. Fig. 10(b) shows the actual experimental setup. A 2.1-mF capacitor was used for the auxiliary cell. The fundamental frequency of the output voltage has been chosen to be 60 Hz, and the PWM switching frequency is 10 khz. In the following experimental results, the voltage source for the main H- bridge Fig.10. Minimum voltage of V dcx for different commanded Vm. Also, the modulation index is defined as m =V m/v dc = (4/ π)cos(α). (15) Based on (14), the minimum Vdcx for different values of the modulation index (m), along with their corresponding α, are graphed in Fig. 9. As shown, the lowest value for Min.V dcx/v dc is 0.5, which occurs when m is or The area in which operation without over modulation is possible is filled in the figure. According to this figure, for an inverter that is intended to operate in the entire range of possible modulation indices without over modulating the auxiliary H-bridge cell, V dcx should be equal to V dc. By selecting equal voltage sources for both H-bridge cells, the maximum number of voltage levels in the output waveform will be only five. However, by selecting unequal voltage sources, more voltage levels can be generated. Note that regulating the capacitor voltage for the auxiliary H-bridge is possible regardless of the selected voltage level, i.e., V dcx. In capacitor voltage regulation, a small Δα is added to α; therefore, a slightly higher V dcx than the minimum Vdcx provided in Fig. 9 must be selected to avoid over modulation and voltage distortion in the output. V. EXPERIMENTAL RESULTS In order to verify the proposed method, a hardware prototype of a single-dc-source cascaded H-bridge multilevel converter was developed in the laboratory. Fig. 10(a) shows the block diagram of the hardware prototype. The control schemewas programmed with a fixed-point TI-TMS digital signal processor (DSP) and a CY37128P84 complex programmable Fig. 11. Block diagram of the hardware prototype Fig. 12. Normal operation of the converter with V m = 120 V and V dcx =100 V. is selected to be 100 V. The load is composed of a variable resistor placed in series with a constant mh inductor. Fig. 11 shows the output waveforms of the cascaded converter when the commanded Vm is 120 V and Vdcx is selected to be 100 V, while the resistor connected in series with the inductor is 18 Ω, i.e., PF = 0.9. This figure shows, from top to bottom, the output voltage of the converter, the main H-bridge cell, the auxiliary H-bridge cell, and the output current. Due to the selected voltage level for the auxiliary H- bridge, i.e., 100 V, which is equal to the voltage source 45

8 of the main H-bridge cell, five voltage levels are generated in the output voltage. to the higher current, the capacitor s voltage ripple increases, but its voltage level is maintained by the control system. The extra visible small steps in the output voltage levels are caused by a voltage drop of the switches in the converter. These extra steps occur when the output current changes its direction. In practice, the operating voltage of the multilevel converter is high enough that these steps are negligible in the output waveform. The next experimental test demonstrates the dynamic operation of the converter when the commanded voltage of the capacitor of the auxiliary H- bridge cell, i.e., V dcx, changes suddenly. In Fig. 14, the waveforms of the converter are shown Fig. 13. Start-up operation of the converter with Vm = 120 V and Vdcx =100 V. The almost constant peak voltage of the auxiliary H- bridge,i.e., v 2, shows that the voltage of the capacitor is regulated at 100 V. In Fig. 12, the start-up operation of the converter is shown for a case in which V m = 120 V, V dcx = 100 V, and the output resistance is 9 Ω, i.e., PF = As shown, the capacitor is charged from 0 V to the commanded voltage, i.e., 100 V, and is regulated around this value afterward. In the control system, a discrete ant windup proportional-integral controller is implemented in the experiment to avoid excessive integration of the error when the output of the controller, i.e. Δα, is saturated. It is interesting to note that the magnitude of the output current is constant regardless of the voltage of the capacitor in the auxiliary H-bridge. This clearly indicates that only the main H-bridge is involved in generating the fundamental harmonic of the output voltage, while the auxiliary cell does not contribute to this process; it only handles other harmonics and improves the quality of the output power. In order to highlight the operation of the converter and the capacitor voltage regulation system during the load change, the output resistance is suddenly changed from 36 to 9 Ω, i.e., from PF = 0.97 to 0.77, at s, as shown in Fig. 13. In this experiment, V m = 120 V and Vdcx = 70 V are commanded. As the figure shows, with this voltage level combination of the H-bridges, the output waveform has nine voltage levels. According to Fig. 13, after initiating a sudden load increase, due Fig. 14. Converter s waveforms during sudden load change when V m =120 V and V dcx = 70 V at s. Fig. 15. Step change in commanded capacitor voltage from 70 to 100 V and vice versa. 46

9 for a case in which the commanded V dcx is changed from 70 to 100 V at 0.1 s and returned to 70 V at 0.5 s, while the commanded peak of the output voltage is kept constant at 120 V. In this test, the output resistor is 9 Ω, i.e., PF = As shown, the output current is only slightly affected at 0.1 s but returns to its steady-state value after two cycles. This phenomenon occurs due to a sudden load change in the dc power supply of the main H-bridge. In fact, when the commanded voltage of the capacitor changes, the extra power required to charge the capacitor is provided by the dc power supply of the main H-bridge. This causes a sudden decrease in the output voltage of the power supply and consequently causes a slight change in the output current of the converter. The converter s operation during a low commanded output voltage is shown in Fig. 15, in which V m = 40 V, V dcx = 70 V, and the output resistor is set at 36 Ω. In this case, due to a lower modulation index, the number of output voltage levels is reduced to seven compared to Fig. 13, which has nine voltage levels.. Fig. 17. The effect of over modulation of auxiliary H-bridge when Vm = V and Vdcx = 50 V. Fig. 16. Converter s waveforms for low commanded output voltage when Vm = 40 V and Vdcx = 70 The last laboratory test shows the effect of capacitor voltage level selection, i.e., Vdcx, and over modulation. Based on Fig. 9, for m = , the minimum voltage of Vdcx is half that of V dc. Therefore, for V dc = 100 V, the commanded Vm = V only requires Vdcx = 50 V to avoid over modulation. According to the discussion in Section IV, the selected voltage level of the capacitor should be higher than the minimum required value to allow some room for changes initiated by Δα. Therefore, if a marginal value of Vdcx is selected, over modulation occurs because of Δα. In Fig. 16, the converter waveforms are illustrated for this case. In this figure, the effect of over modulation is clearly visible. Two instances of over modulation have been denoted with dashed circles. In these conditions, the commanded voltage for the auxiliary H-bridge is greater than 50 V, which leads to a constant output voltage. This error can be eliminated, as shown in the previous experiments, by selecting a capacitor voltage level that is greater than the minimum required value. VI. CONCLUSION A single-dc-source cascaded H-bridge multilevel converter has been analyzed. A new control method, phase-shift modulation is used to regulate the voltage of the capacitors replacing the independent dc source in the auxiliary H-bridge cell. The main H-bridge cell operates at the fundamental frequency, while the auxiliary cell 47

10 runs at PWM frequency. The proposed method offers a robust regulation of the capacitor voltage when the inverter s load is inductive. Consequently, at the cost of adding some minor computational burden, it leads to a more simple and cost-effective single-dc-source multilevel converter. Constraints involved in selecting the voltage source level of the auxiliary H-bridge cell also have been discussed in this paper. The experimental results show the effectiveness of this method of regulating the capacitor in the auxiliary H-bridge cell. REFERENCES [1] J. Rodriguez, L. Jih-Sheng, and P. Fang Zheng, Multilevel inverters: A survey of topologies, controls, and applications, IEEE Trans. Ind. Electron., vol. 49, no. 4, pp , Aug [2] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, The age of multilevel converters arrives, IEEE Ind. Electron. Mag., vol. 2, no. 2, pp , Jun [3] J. S. Lai and F. Z. Peng, Multilevel converters A new breed of power converters, IEEE Trans. Ind. Appl., vol. 32, no. 3, pp , May [4] C. Cecati, A. Dell Aquila, M. Liserre, and V. G. Monopoli, Design of H-bridge multilevel active rectifier for traction systems, IEEE Trans. Ind. Appl., vol. 39, no. 5, pp , Sep [5] C. Cecati, F. Ciancetta, and P. Siano, A multilevel inverter for photovoltaic systems with fuzzy logic control, IEEE Trans. Ind. Electron., vol. 57, no. 12, pp , Dec [6] E. Ozdemir, S. Ozdemir, and L. M. Tolbert, Fundamentalfrequencymodulated six-level diode-clamped multilevel inverter for three-phase stand-alone photovoltaic system, IEEE Trans. Ind. Electron., vol. 56, no. 11, pp , Nov [7] H. Sepahvand, M. Khazraei, M. Ferdowsi, and K. A. Corzine, Feasibility of capacitor voltage regulation and output voltage harmonic minimization in cascaded H-bridge converters, in Proc. IEEE Appl. Power Electron.Conf. Expo., 2010, pp [8] E. Villanueva, P. Correa, and J. Rodriguez, Control of a single phase H-bridge multilevel inverter for grid-connected PV applications, in Proc.Power Electron. Motion Control Conf., 2008, pp [10] K. A. Corzine and J. R. Baker, Multilevel voltage-source duty-cycle modulation: Analysis and implementation, IEEE Trans. Ind. Electron., vol. 49, no. 5, pp , Oct [11] H. Sepahvand, M. Ferdowsi, and K. A. Corzine, Fault recovery strategy for hybrid cascaded H-bridge multi-level inverters, in Proc. IEEE Appl. Power Electron. Conf. Expo., 2011, pp [12] H. Sepahvand, M. Khazraei, M. Ferdowsi, and K. A. Corzine, Startup procedure and switching losses reduction for a single-phase flying capacitor active rectifier, IEEE Trans. Ind. Electron., to be published. [13] M. Khazraei, H. Sepahvand, K. A. Corzine, and M. Ferdowsi, Active capacitor voltage balancing in single-phase flying capacitor multilevel power converters, IEEE Trans. Ind. Electron., vol. 59, no. 2, pp , Feb [14] M. Khazraei, H. Sepahvand, M. Ferdowsi, and K. A. Corzine, Hysteresisbased control of a single-phase multilevel flying capacitor active rectifier, IEEE Trans. Power Electron., vol. 28, no. 1, pp , Jan [15] J. Dixon, J. Pereda, C. Castillo, and S. Bosch, Asymmetrical multilevel inverter for traction drives using only one dc supply, IEEE Trans. Veh. Technol., vol. 59, no. 8, pp , Oct [16] J. Dixon, L. Moran, J. Rodriguez, and R. Domke, Reactive power compensation technologies: State-of-the-art review, Proc. IEEE, vol. 93, no. 12, pp , Dec [17] E. Villanueva, P. Correa, J. Rodriguez, andm. Pacas, Control of a single-phase cascaded H-bridge multilevel inverter for grid-connected photovoltaic systems, IEEE Trans. Ind. Electron., vol. 56, no. 11, pp , Nov [18] S. Lu, K. A. Corzine, andm. Ferdowsi, A unique ultracapacitor direct integration scheme in multilevel motor drives for large vehicle propulsion, IEEE Trans. Veh. Technol., vol. 56, no. 4, pp , Jul [19] Z. Du, L. M. Tolbert, J. N. Chiasson, and B. Ozpineci, A cascade multilevel inverter using a single dc source, in Proc. IEEE Appl. Power Electron. Conf. Expo., 2006, pp [9] Y. Cheng and M. L. Crow, A diode-clamped multi-level inverter for the StatCom/BESS, in Proc. IEEE Power Eng. Soc. Winter Meeting, 2002, vol. 1, pp

Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution

Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution K.Srilatha 1, Prof. V.Bugga Rao 2 M.Tech Student, Department

More information

A Novel Cascaded Multilevel Inverter Using A Single DC Source

A Novel Cascaded Multilevel Inverter Using A Single DC Source A Novel Cascaded Multilevel Inverter Using A Single DC Source Nimmy Charles 1, Femy P.H 2 P.G. Student, Department of EEE, KMEA Engineering College, Cochin, Kerala, India 1 Associate Professor, Department

More information

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System 1 G.Balasundaram, 2 Dr.S.Arumugam, 3 C.Dinakaran 1 Research Scholar - Department of EEE, St.

More information

A COMPARITIVE STUDY OF THREE LEVEL INVERTER USING VARIOUS TOPOLOGIES

A COMPARITIVE STUDY OF THREE LEVEL INVERTER USING VARIOUS TOPOLOGIES A COMPARITIVE STUDY OF THREE LEVEL INVERTER USING VARIOUS TOPOLOGIES Swathy C S 1, Jincy Mariam James 2 and Sherin Rachel chacko 3 1 Assistant Professor, Dept. of EEE, Sree Buddha College of Engineering

More information

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs. SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER Atulkumar Verma, Prof. Mrs. Preeti Khatri Assistant Professor pursuing M.E. Electrical Power Systems in PVG s College

More information

11 LEVEL SWITCHED-CAPACITOR INVERTER TOPOLOGY USING SERIES/PARALLEL CONVERSION

11 LEVEL SWITCHED-CAPACITOR INVERTER TOPOLOGY USING SERIES/PARALLEL CONVERSION 11 LEVEL SWITCHED-CAPACITOR INVERTER TOPOLOGY USING SERIES/PARALLEL CONVERSION 1 P.Yaswanthanatha reddy 2 CH.Sreenivasulu reddy 1 MTECH (power electronics), PBR VITS (KAVALI), pratapreddy.venkat@gmail.com

More information

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

Low Order Harmonic Reduction of Three Phase Multilevel Inverter Journal of Scientific & Industrial Research Vol. 73, March 014, pp. 168-17 Low Order Harmonic Reduction of Three Phase Multilevel Inverter A. Maheswari 1 and I. Gnanambal 1 Department of EEE, K.S.R College

More information

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE A. Maheswari, Dr. I. Gnanambal Department of EEE, K.S.R College of Engineering, Tiruchengode,

More information

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI Srinivas Reddy Chalamalla 1, S. Tara Kalyani 2 M.Tech, Department of EEE, JNTU, Hyderabad, Andhra Pradesh, India 1 Professor,

More information

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2. PIC Based Seven-Level Cascaded H-Bridge Multilevel Inverter R.M.Sekar, Baladhandapani.R Abstract- This paper presents a multilevel inverter topology in which a low switching frequency is made use taking

More information

A New Multilevel Inverter Topology with Reduced Number of Power Switches

A New Multilevel Inverter Topology with Reduced Number of Power Switches A New Multilevel Inverter Topology with Reduced Number of Power Switches L. M. A.Beigi 1, N. A. Azli 2, F. Khosravi 3, E. Najafi 4, and A. Kaykhosravi 5 Faculty of Electrical Engineering, Universiti Teknologi

More information

Harmonic elimination control of a five-level DC- AC cascaded H-bridge hybrid inverter

Harmonic elimination control of a five-level DC- AC cascaded H-bridge hybrid inverter University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers Faculty of Engineering and Information Sciences 2 Harmonic elimination control of a five-level DC- AC cascaded

More information

Generating 17 Voltage Levels Using a Three Level Flying Capacitor Inverter and Cascaded Hbridge

Generating 17 Voltage Levels Using a Three Level Flying Capacitor Inverter and Cascaded Hbridge Generating 17 Voltage Levels Using a Three Level Flying Capacitor Inverter and Cascaded Hbridge Dareddy Lakshma Reddy B.Tech, Sri Satya Narayana Engineering College, Ongole. D.Sivanaga Raju, M.Tech Sri

More information

Multilevel Inverter for Single Phase System with Reduced Number of Switches

Multilevel Inverter for Single Phase System with Reduced Number of Switches IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676 Volume 4, Issue 3 (Jan. - Feb. 2013), PP 49-57 Multilevel Inverter for Single Phase System with Reduced Number of Switches

More information

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM International Journal of Electrical Engineering. ISSN 0974-2158 Volume 5, Number 1 (2012), pp. 49-60 International Research Publication House http://www.irphouse.com Performance Evaluation of a Cascaded

More information

Three Phase 15 Level Cascaded H-Bridges Multilevel Inverter for Motor Drives

Three Phase 15 Level Cascaded H-Bridges Multilevel Inverter for Motor Drives American-Eurasian Journal of Scientific Research 11 (1): 21-27, 2016 ISSN 1818-6785 IDOSI Publications, 2016 DOI: 10.5829/idosi.aejsr.2016.11.1.22817 Three Phase 15 Level Cascaded H-Bridges Multilevel

More information

Ripple Reduction Using Seven-Level Shunt Active Power Filter for High-Power Drives

Ripple Reduction Using Seven-Level Shunt Active Power Filter for High-Power Drives D. Prasad et. al. / International Journal of New Technologies in Science and Engineering Vol. 2, Issue 6,Dec 2015, ISSN 2349-0780 Ripple Reduction Using Seven-Level Shunt Active Power Filter for High-Power

More information

Simulation and Experimental Results of 7-Level Inverter System

Simulation and Experimental Results of 7-Level Inverter System Research Journal of Applied Sciences, Engineering and Technology 3(): 88-95, 0 ISSN: 040-7467 Maxwell Scientific Organization, 0 Received: November 3, 00 Accepted: January 0, 0 Published: February 0, 0

More information

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source Ramakant Shukla 1, Rahul Agrawal 2 PG Student [Power electronics], Dept. of EEE, VITS, Indore, Madhya pradesh, India 1 Assistant

More information

Modeling and Analysis of a Cascaded Battery-Boost Multilevel Inverter Using Different Switching Angle Arrangement Techniques

Modeling and Analysis of a Cascaded Battery-Boost Multilevel Inverter Using Different Switching Angle Arrangement Techniques Engineering, Technology & Applied Science Research Vol. 7, No. 2, 217, 145-1454 145 Modeling and Analysis of a Cascaded Battery-Boost Multilevel Inverter Using Different Switching Angle Arrangement Techniques

More information

Hybrid Cascaded H-bridges Multilevel Motor Drive Control for Electric Vehicles

Hybrid Cascaded H-bridges Multilevel Motor Drive Control for Electric Vehicles Hybrid Cascaded H-bridges Multilevel Motor Drive Control for Electric Vehicles Zhong Du, Leon M. Tolbert,, John N. Chiasson, Burak Ozpineci, Hui Li 4, Alex Q. Huang Semiconductor Power Electronics Center

More information

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION T.Ramachandran 1, P. Ebby Darney 2 and T. Sreedhar 3 1 Assistant Professor, Dept of EEE, U.P, Subharti Institute of Technology

More information

A DC-DC Boost Converter with Voltage Multiplier Module and Fuzzy Logic Based Inverter for Photovoltaic System

A DC-DC Boost Converter with Voltage Multiplier Module and Fuzzy Logic Based Inverter for Photovoltaic System A DC-DC Boost Converter with Voltage Multiplier Module and Fuzzy Logic Based Inverter for Photovoltaic System Abragam Siyon Sing M 1, Brindha S 2 1 Asst. Professor, Department of EEE, St. Xavier s Catholic

More information

Three Phase Parallel Multilevel Inverter Fed Induction Motor Using POD Modulation Scheme

Three Phase Parallel Multilevel Inverter Fed Induction Motor Using POD Modulation Scheme International Journal of Innovation and Applied Studies ISSN 2028-9324 Vol. 7 No. 3 Aug. 2014, pp. 1209-1214 2014 Innovative Space of Scientific Research Journals http://www.ijias.issr-journals.org/ Three

More information

Reduced PWM Harmonic Distortion for a New Topology of Multilevel Inverters

Reduced PWM Harmonic Distortion for a New Topology of Multilevel Inverters Asian Power Electronics Journal, Vol. 1, No. 1, Aug 7 Reduced PWM Harmonic Distortion for a New Topology of Multi Inverters Tamer H. Abdelhamid Abstract Harmonic elimination problem using iterative methods

More information

Seven-level cascaded ANPC-based multilevel converter

Seven-level cascaded ANPC-based multilevel converter University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers: Part A Faculty of Engineering and Information Sciences Seven-level cascaded ANPC-based multilevel converter

More information

Single Phase Multi- Level Inverter using Single DC Source and Reduced Switches

Single Phase Multi- Level Inverter using Single DC Source and Reduced Switches DOI: 10.7763/IPEDR. 2014. V75. 12 Single Phase Multi- Level Inverter using Single DC Source and Reduced Switches Varsha Singh 1 +, Santosh Kumar Sappati 2 1 Assistant Professor, Department of EE, NIT Raipur

More information

Power Quality Improvement Using Cascaded Multilevel Statcom with Dc Voltage Control

Power Quality Improvement Using Cascaded Multilevel Statcom with Dc Voltage Control RESEARCH ARTICLE OPEN ACCESS Power Quality Improvement Using Cascaded Multilevel Statcom with Dc Voltage Control * M.R.Sreelakshmi, ** V.Prasannalakshmi, *** B.Divya 1,2,3 Asst. Prof., *(Department of

More information

Performance Analysis of Switched Capacitor Three Phase Symmetrical Inverter Topology with Induction Drive

Performance Analysis of Switched Capacitor Three Phase Symmetrical Inverter Topology with Induction Drive Performance Analysis of Switched Capacitor Three Phase Symmetrical Inverter Topology with Induction Drive KATURI MAHESH M-tech Student Scholar Department of Electrical & Electronics Engineering, Malla

More information

MMC based D-STATCOM for Different Loading Conditions

MMC based D-STATCOM for Different Loading Conditions International Journal of Engineering Research And Management (IJERM) ISSN : 2349-2058, Volume-02, Issue-12, December 2015 MMC based D-STATCOM for Different Loading Conditions D.Satish Kumar, Geetanjali

More information

International Journal of Emerging Researches in Engineering Science and Technology, Volume 1, Issue 2, December 14

International Journal of Emerging Researches in Engineering Science and Technology, Volume 1, Issue 2, December 14 CONTROL STRATEGIES FOR A HYBRID MULTILEEL INERTER BY GENERALIZED THREE- DIMENSIONAL SPACE ECTOR MODULATION J.Sevugan Rajesh 1, S.R.Revathi 2 1. Asst.Professor / EEE, Kalaivani college of Techonology, Coimbatore,

More information

Harmonic Reduction in Induction Motor: Multilevel Inverter

Harmonic Reduction in Induction Motor: Multilevel Inverter International Journal of Multidisciplinary and Current Research Research Article ISSN: 2321-3124 Available at: http://ijmcr.com Harmonic Reduction in Induction Motor: Multilevel Inverter D. Suganyadevi,

More information

Intelligence Controller for STATCOM Using Cascaded Multilevel Inverter

Intelligence Controller for STATCOM Using Cascaded Multilevel Inverter Journal of Engineering Science and Technology Review 3 (1) (2010) 65-69 Research Article JOURNAL OF Engineering Science and Technology Review www.jestr.org Intelligence Controller for STATCOM Using Cascaded

More information

Improving Passive Filter Compensation Performance With Active Techniques

Improving Passive Filter Compensation Performance With Active Techniques IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 50, NO. 1, FEBRUARY 2003 161 Improving Passive Filter Compensation Performance With Active Techniques Darwin Rivas, Luis Morán, Senior Member, IEEE, Juan

More information

Design of DC AC Cascaded H-Bridge Multilevel Inverter for Hybrid Electric Vehicles Using SIMULINK/MATLAB

Design of DC AC Cascaded H-Bridge Multilevel Inverter for Hybrid Electric Vehicles Using SIMULINK/MATLAB Design of DC AC Cascaded H-Bridge Multilevel Inverter for Hybrid Electric Vehicles Using SIMULINK/MATLAB Laxmi Choudhari 1, Nikhil Joshi 2, Prof. S K. Biradar 3 PG Student [PE& D], Dept. of EE, AISSMS

More information

Speed Control of Induction Motor using Multilevel Inverter

Speed Control of Induction Motor using Multilevel Inverter Speed Control of Induction Motor using Multilevel Inverter 1 Arya Shibu, 2 Haritha S, 3 Renu Rajan 1, 2, 3 Amrita School of Engineering, EEE Department, Amritapuri, Kollam, India Abstract: Multilevel converters

More information

A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems

A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems V. Balakrishna Reddy Professor, Department of EEE, Vijay Rural Engg College, Nizamabad, Telangana State, India Abstract

More information

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion.

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion. Analysis Of Total Harmonic Distortion Using Multicarrier Pulse Width Modulation M.S.Sivagamasundari *, Dr.P.Melba Mary ** *(Assistant Professor, Department of EEE,V V College of Engineering,Tisaiyanvilai)

More information

A New 5 Level Inverter for Grid Connected Application

A New 5 Level Inverter for Grid Connected Application International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) A New 5 Level Inverter for Grid Connected Application Nithin P N 1, Stany E George 2 1 ( PG Scholar, Electrical and Electronics,

More information

Multilevel Cascade H-bridge Inverter DC Voltage Estimation Through Output Voltage Sensing

Multilevel Cascade H-bridge Inverter DC Voltage Estimation Through Output Voltage Sensing Multilevel Cascade H-bridge Inverter DC oltage Estimation Through Output oltage Sensing Faete Filho, Leon Tolbert Electrical Engineering and Computer Science Department The University of Tennessee Knoxville,USA

More information

Size Selection Of Energy Storing Elements For A Cascade Multilevel Inverter STATCOM

Size Selection Of Energy Storing Elements For A Cascade Multilevel Inverter STATCOM Size Selection Of Energy Storing Elements For A Cascade Multilevel Inverter STATCOM Dr. Jagdish Kumar, PEC University of Technology, Chandigarh Abstract the proper selection of values of energy storing

More information

Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches

Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches Raj Kiran Pandey 1, Ashok Verma 2, S. S. Thakur 3 1 PG Student, Electrical Engineering Department, S.A.T.I.,

More information

High Efficiency Single Phase Transformer less PV Multilevel Inverter

High Efficiency Single Phase Transformer less PV Multilevel Inverter International Journal of Emerging Engineering Research and Technology Volume 1, Issue 1, November 2013, PP 18-22 High Efficiency Single Phase Transformer less PV Multilevel Inverter Preethi Sowjanya M.Tech,

More information

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS 1 S.LEELA, 2 S.S.DASH 1 Assistant Professor, Dept.of Electrical & Electronics Engg., Sastra University, Tamilnadu, India

More information

Multilevel Current Source Inverter Based on Inductor Cell Topology

Multilevel Current Source Inverter Based on Inductor Cell Topology Multilevel Current Source Inverter Based on Inductor Cell Topology A.Haribasker 1, A.Shyam 2, P.Sathyanathan 3, Dr. P.Usharani 4 UG Student, Dept. of EEE, Magna College of Engineering, Chennai, Tamilnadu,

More information

ISSN Vol.07,Issue.06, July-2015, Pages:

ISSN Vol.07,Issue.06, July-2015, Pages: ISSN 2348 2370 Vol.07,Issue.06, July-2015, Pages:0828-0833 www.ijatir.org An improved Efficiency of Boost Converter with Voltage Multiplier Module for PV System N. NAVEENKUMAR 1, E. CHUDAMANI 2, N. RAMESH

More information

CHAPTER 3 CASCADED H-BRIDGE MULTILEVEL INVERTER

CHAPTER 3 CASCADED H-BRIDGE MULTILEVEL INVERTER 39 CHAPTER 3 CASCADED H-BRIDGE MULTILEVEL INVERTER The cascaded H-bridge inverter has drawn tremendous interest due to the greater demand of medium-voltage high-power inverters. It is composed of multiple

More information

A Five Level Inverter for Grid Connected PV System Employing Fuzzy Controller

A Five Level Inverter for Grid Connected PV System Employing Fuzzy Controller Vol.2, Issue.5, Sep-Oct. 2012 pp-3730-3735 ISSN: 2249-6645 A Five Level Inverter for Grid Connected PV System Employing Fuzzy Controller M. Pavan Kumar 1, A. Sri Hari Babu 2 1, 2, (Department of Electrical

More information

CASCADED SWITCHED-DIODE TOPOLOGY USING TWENTY FIVE LEVEL SINGLE PHASE INVERTER WITH MINIMUM NUMBER OF POWER ELECTRONIC COMPONENTS

CASCADED SWITCHED-DIODE TOPOLOGY USING TWENTY FIVE LEVEL SINGLE PHASE INVERTER WITH MINIMUM NUMBER OF POWER ELECTRONIC COMPONENTS CASCADED SWITCHED-DIODE TOPOLOGY USING TWENTY FIVE LEVEL SINGLE PHASE INVERTER WITH MINIMUM NUMBER OF POWER ELECTRONIC COMPONENTS K.Tamilarasan 1,M.Balamurugan 2, P.Soubulakshmi 3, 1 PG Scholar, Power

More information

Optimal PWM Method based on Harmonics Injection and Equal Area Criteria

Optimal PWM Method based on Harmonics Injection and Equal Area Criteria Optimal PWM Method based on Harmonics Injection and Equal Area Criteria Jin Wang Member, IEEE 205 Dreese Labs; 2015 Neil Avenue wang@ece.osu.edu Damoun Ahmadi Student Member, IEEE Dreese Labs; 2015 Neil

More information

PERFORMANCE ANALYSIS OF SEVEN LEVEL INVERTER WITH SOFT SWITCHING CONVERTER FOR PHOTOVOLTAIC SYSTEM

PERFORMANCE ANALYSIS OF SEVEN LEVEL INVERTER WITH SOFT SWITCHING CONVERTER FOR PHOTOVOLTAIC SYSTEM 50 PERFORMANCE ANALYSIS OF SEVEN LEVEL INVERTER WITH SOFT SWITCHING CONVERTER FOR PHOTOVOLTAIC SYSTEM M.Vidhya 1, Dr.P.Radika 2, Dr.J.Baskaran 3 1 PG Scholar, Dept.of EEE, Adhiparasakthi Engineering College,

More information

Electromagnetic Compatibility and Better Harmonic Performance with Seven Level CHB Converter Based PV-Battery Hybrid System

Electromagnetic Compatibility and Better Harmonic Performance with Seven Level CHB Converter Based PV-Battery Hybrid System Electromagnetic Compatibility and Better Harmonic Performance with Seven Level CHB Converter Based PV-Battery Hybrid System A. S. S. Veerendra Babu 1, G. Kiran Kumar 2 1 M.Tech Scholar, Department of EEE,

More information

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES A.Venkadesan 1, Priyatosh Panda 2, Priti Agrawal 3, Varun Puli 4 1 Asst Professor, Electrical and Electronics Engineering, SRM University,

More information

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER 42 CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER 3.1 INTRODUCTION The concept of multilevel inverter control has opened a new avenue that induction motors can be controlled to achieve dynamic performance

More information

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches P.Bhagya [1], M.Thangadurai [2], V.Mohamed Ibrahim [3] PG Scholar [1],, Assistant Professor [2],

More information

International Journal of Advance Engineering and Research Development

International Journal of Advance Engineering and Research Development Scientific Journal of Impact Factor(SJIF): 3.134 e-issn(o): 2348-4470 p-issn(p): 2348-6406 International Journal of Advance Engineering and Research Development Volume 2,Issue 4, April -2015 Reduction

More information

ADVANCES in NATURAL and APPLIED SCIENCES

ADVANCES in NATURAL and APPLIED SCIENCES ADVANCES in NATURAL and APPLIED SCIENCES ISSN: 1995-0772 Published BY AENSI Publication EISSN: 1998-1090 http://www.aensiweb.com/anas 2016 March 10(3): pages 152-160 Open Access Journal Development of

More information

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD 2016 IJSRSET Volume 2 Issue 3 Print ISSN : 2395-1990 Online ISSN : 2394-4099 Themed Section: Engineering and Technology MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved

More information

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications I J C T A, 9(15), 2016, pp. 6983-6992 International Science Press A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications M. Arun Noyal Doss*, K. Harsha**, K. Mohanraj*

More information

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr Darshni M. Shukla Electrical Engineering Department Government Engineering College Valsad, India darshnishukla@yahoo.com Abstract:

More information

Single-Phase Nine-Level Grid-Connected Inverter for Photo-Voltaic System

Single-Phase Nine-Level Grid-Connected Inverter for Photo-Voltaic System Single-Phase Nine-Level Grid-Connected Inverter for Photo-Voltaic System Mr.R.V.Ramesh Babu 1 Dr.S.Satyanarayana 2 1 DP.G Student,Department of EEE,VRS & YRN Engineering College,Chirala,Andhrapradesh,India

More information

Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive

Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive pp 36 40 Krishi Sanskriti Publications http://www.krishisanskriti.org/areee.html Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive Ms. Preeti 1, Prof. Ravi Gupta 2 1 Electrical

More information

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives 1

More information

Harmonic Minimization for Cascade Multilevel Inverter based on Genetic Algorithm

Harmonic Minimization for Cascade Multilevel Inverter based on Genetic Algorithm Harmonic Minimization for Cascade Multilevel Inverter based on Genetic Algorithm Ranjhitha.G 1, Padmanaban.K 2 PG Scholar, Department of EEE, Gnanamani College of Engineering, Namakkal, India 1 Assistant

More information

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad. Performance Analysis of Three Phase Five-Level Inverters Using Multi-Carrier PWM Technique Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

More information

CAPACITOR VOLTAGE BALANCING IN SINGLE PHASE SEVEN-LEVEL PWM INVERTER

CAPACITOR VOLTAGE BALANCING IN SINGLE PHASE SEVEN-LEVEL PWM INVERTER Journal of Research in Engineering and Applied Sciences CAPACITOR VOLTAGE BALANCING IN SINGLE PHASE SEVEN-LEVEL PWM INVERTER Midhun G, 2Aleena T Mathew Assistant Professor, Department of EEE, PG Student

More information

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion. A Simplified Topology for Seven Level Modified Multilevel Inverter with Reduced Switch Count Technique G.Arunkumar*, A.Prakash**, R.Subramanian*** *Department of Electrical and Electronics Engineering,

More information

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 52, NO. 3, JUNE Juan Dixon, Senior Member, IEEE, and Luis Morán, Senior Member, IEEE IEEE

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 52, NO. 3, JUNE Juan Dixon, Senior Member, IEEE, and Luis Morán, Senior Member, IEEE IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 52, NO. 3, JUNE 2005 1 A Clean Four-Quadrant Sinusoidal Power Rectifier Using Multistage Converters for Subway Applications Juan Dixon, Senior Member,, and

More information

Multilevel Inverter Based on Resonant Switched Capacitor Converter

Multilevel Inverter Based on Resonant Switched Capacitor Converter Multilevel Inverter Based on Resonant Switched Capacitor Converter K. Sheshu Kumar, V. Bharath *, Shankar.B Department of Electronics & Communication, Vignan Institute of Technology and Science, Deshmukhi,

More information

SEVERAL static compensators (STATCOM s) based on

SEVERAL static compensators (STATCOM s) based on 1118 IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, VOL. 35, NO. 5, SEPTEMBER/OCTOBER 1999 A New Type of STATCOM Based on Cascading Voltage-Source Inverters with Phase-Shifted Unipolar SPWM Yiqiao Liang,

More information

COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION MOTOR DRIVES

COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION MOTOR DRIVES International Journal of Science, Engineering and Technology Research (IJSETR), Volume 3, Issue 5, May 214 COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION

More information

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 01, 2016 ISSN (online):

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 01, 2016 ISSN (online): IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 01, 2016 ISSN (online): 2321-0613 Study of Bidirectional AC/DC Converter with Feedforward Scheme using Neural Network Control

More information

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid Mr.D.Santhosh Kumar Yadav, Mr.T.Manidhar, Mr.K.S.Mann ABSTRACT Multilevel inverter is recognized as an important

More information

A New Multilevel Inverter Topology of Reduced Components

A New Multilevel Inverter Topology of Reduced Components A New Multilevel Inverter Topology of Reduced Components Pallakila Lakshmi Nagarjuna Reddy 1, Sai Kumar 2 PG Student, Department of EEE, KIET, Kakinada, India. 1 Asst.Professor, Department of EEE, KIET,

More information

Ripple Reduction Using Seven-Level Shunt Active Power Filter for High-Power Drives and Non- Linear Load System

Ripple Reduction Using Seven-Level Shunt Active Power Filter for High-Power Drives and Non- Linear Load System Ripple Reduction Using Seven-Level Shunt Active Power Filter for High-Power Drives and Non- Linear Load System #1 B. Gopinath- P.G Student, #2 Dr. Abdul Ahad- Professor&HOD, NIMRA INSTITUTE OF SCIENCE

More information

Modelling of Five-Level Inverter for Renewable Power Source

Modelling of Five-Level Inverter for Renewable Power Source RESEARCH ARTICLE OPEN ACCESS Modelling of Five-Level Inverter for Renewable Power Source G Vivekananda*, Saraswathi Nagla**, Dr. A Srinivasula Reddy *Assistant Professor, Electrical and Computer Department,

More information

ABSTRACT I. INTRODUCTION II. FIVE LEVEL INVERTER TOPOLGY

ABSTRACT I. INTRODUCTION II. FIVE LEVEL INVERTER TOPOLGY 2017 IJSRST Volume 3 Issue 4 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology An Inverter with Coupled Inductor G. Kiran Associate Professor, Department of EEE, Nova

More information

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION Mahtab Alam 1, Mr. Jitendra Kumar Garg 2 1 Student, M.Tech, 2 Associate Prof., Department of Electrical & Electronics

More information

Performance and Analysis of Hybrid Multilevel Inverter fed Induction Motor Drive

Performance and Analysis of Hybrid Multilevel Inverter fed Induction Motor Drive Vol.2, Issue.2, Mar-Apr 2012 pp-346-353 ISSN: 2249-6645 Performance and Analysis of Hybrid Multilevel Inverter fed Induction Motor Drive CHEKKA G K AYYAPPA KUMAR 1, V. ANJANI BABU 1, K.R.N.V.SUBBA RAO

More information

Voltage Unbalance Elimination in Multilevel Inverter using Coupled Inductor and Feedback Control

Voltage Unbalance Elimination in Multilevel Inverter using Coupled Inductor and Feedback Control Voltage Unbalance Elimination in Multilevel Inverter using Coupled Inductor and Feedback Control Divya S 1, G.Umamaheswari 2 PG student [Power Electronics and Drives], Department of EEE, Paavai Engineering

More information

The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm

The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm Maruthupandiyan. R 1, Brindha. R 2 1,2. Student, M.E Power Electronics and Drives, Sri Shakthi

More information

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor Divya Subramanian 1, Rebiya Rasheed 2 M.Tech Student, Federal Institute of Science And Technology, Ernakulam, Kerala, India

More information

Simulation and Analysis of a Multilevel Converter Topology for Solar PV Based Grid Connected Inverter

Simulation and Analysis of a Multilevel Converter Topology for Solar PV Based Grid Connected Inverter Smart Grid and Renewable Energy, 2011, 2, 56-62 doi:10.4236/sgre.2011.21007 Published Online February 2011 (http://www.scirp.org/journal/sgre) Simulation and Analysis of a Multilevel Converter Topology

More information

Implementation of Novel Low Cost Multilevel DC-Link Inverter with Harmonic Profile Improvement

Implementation of Novel Low Cost Multilevel DC-Link Inverter with Harmonic Profile Improvement Implementation of Novel Low Cost Multilevel DC-Lin Inverter with Harmonic Profile Improvement R. Kavitha 1 P. Dhanalashmi 2 Rani Thottungal 3 Abstract Harmonics is one of the most important criteria that

More information

Modelling and Simulation of High Step up Dc-Dc Converter for Micro Grid Application

Modelling and Simulation of High Step up Dc-Dc Converter for Micro Grid Application Vol.3, Issue.1, Jan-Feb. 2013 pp-530-537 ISSN: 2249-6645 Modelling and Simulation of High Step up Dc-Dc Converter for Micro Grid Application B.D.S Prasad, 1 Dr. M Siva Kumar 2 1 EEE, Gudlavalleru Engineering

More information

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources P.Umapathi Reddy 1, S.Sivanaga Raju 2 Professor, Dept. of EEE, Sree Vidyanikethan Engineering College, Tirupati, A.P.

More information

A Single Dc Source Based Cascaded H-Bridge 5- Level Inverter P. Iraianbu 1, M. Sivakumar 2,

A Single Dc Source Based Cascaded H-Bridge 5- Level Inverter P. Iraianbu 1, M. Sivakumar 2, A Single Dc Source Based Cascaded H-Bridge 5- Level Inverter P. Iraianbu 1, M. Sivakumar 2, PG Scholar, Power Electronics and Drives, Gnanamani College of Engineering, Tamilnadu, India 1 Assistant professor,

More information

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive Vol.2, Issue.3, May-June 2012 pp-1028-1033 ISSN: 2249-6645 A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive B. SUSHMITHA M. tech Scholar, Power Electronics & Electrical

More information

29 Level H- Bridge VSC for HVDC Application

29 Level H- Bridge VSC for HVDC Application 29 Level H- Bridge VSC for HVDC Application Syamdev.C.S 1, Asha Anu Kurian 2 PG Scholar, SAINTGITS College of Engineering, Kottayam, Kerala, India 1 Assistant Professor, SAINTGITS College of Engineering,

More information

MODELING AND ANALYSIS OF THREE PHASE MULTIPLE OUTPUT INVERTER

MODELING AND ANALYSIS OF THREE PHASE MULTIPLE OUTPUT INVERTER Volume 115 No. 8 2017, 281-286 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu MODELING AND ANALYSIS OF THREE PHASE MULTIPLE OUTPUT INVERTER ijpam.eu R.Senthil

More information

Power Factor Correction of LED Drivers with Third Port Energy Storage

Power Factor Correction of LED Drivers with Third Port Energy Storage Power Factor Correction of LED Drivers with Third Port Energy Storage Saeed Anwar Mohamed O. Badawy Yilmaz Sozer sa98@zips.uakron.edu mob4@zips.uakron.edu ys@uakron.edu Electrical and Computer Engineering

More information

IEEE Transactions On Circuits And Systems Ii: Express Briefs, 2007, v. 54 n. 12, p

IEEE Transactions On Circuits And Systems Ii: Express Briefs, 2007, v. 54 n. 12, p Title A new switched-capacitor boost-multilevel inverter using partial charging Author(s) Chan, MSW; Chau, KT Citation IEEE Transactions On Circuits And Systems Ii: Express Briefs, 2007, v. 54 n. 12, p.

More information

Keywords Asymmetric MLI, Fixed frequency phase shift PWM (FFPSPWM), variable frequency phase shift PWM (VFPSPWM), Total Harmonic Distortion (THD).

Keywords Asymmetric MLI, Fixed frequency phase shift PWM (FFPSPWM), variable frequency phase shift PWM (VFPSPWM), Total Harmonic Distortion (THD). Radha Sree. K, Sivapathi.K, 1 Vardhaman.V, Dr.R.Seyezhai / International Journal of Vol. 2, Issue4, July-August 212, pp.22-23 A Comparative Study of Fixed Frequency and Variable Frequency Phase Shift PWM

More information

Timing Diagram to Generate Triggering Pulses for Cascade Multilevel Inverters

Timing Diagram to Generate Triggering Pulses for Cascade Multilevel Inverters Timing Diagram to Generate Triggering Pulses for Cascade Multilevel Inverters Nageswara Rao. Jalakanuru Lecturer, Department of Electrical and computer Engineering, Mizan-Tepi university, Ethiopia ABSTRACT:

More information

Speed control of Induction Motor drive using five level Multilevel inverter

Speed control of Induction Motor drive using five level Multilevel inverter Speed control of Induction Motor drive using five level Multilevel inverter Siddayya hiremath 1, Dr. Basavaraj Amarapur 2 [1,2] Dept of Electrical & Electronics Engg,Poojya Doddappa Appa college of Engg,

More information

PERFORMANCE ANALYSIS OF SOLAR POWER GENERATION SYSTEM WITH A SEVEN-LEVEL INVERTER SUDHEER KUMAR Y, PG STUDENT CHANDRA KIRAN S, ASSISTANT PROFESSOR

PERFORMANCE ANALYSIS OF SOLAR POWER GENERATION SYSTEM WITH A SEVEN-LEVEL INVERTER SUDHEER KUMAR Y, PG STUDENT CHANDRA KIRAN S, ASSISTANT PROFESSOR PERFORMANCE ANALYSIS OF SOLAR POWER GENERATION SYSTEM WITH A SEVEN-LEVEL INVERTER SUDHEER KUMAR Y, PG STUDENT CHANDRA KIRAN S, ASSISTANT PROFESSOR KV SUBBA REDDY INSTITUTE OF TECHNOLOGY, KURNOOL Abstract:

More information

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding E. Chidam Meenakchi Devi 1, S. Mohamed Yousuf 2, S. Sumesh Kumar 3 P.G Scholar, Sri Subramanya

More information

DIGITAL SIMULATION OF MULTILEVEL INVERTER BASED STATCOM

DIGITAL SIMULATION OF MULTILEVEL INVERTER BASED STATCOM DIGITAL SIMULATION OF MULTILEVEL INVERTER BASED STATCOM G.SUNDAR, S.RAMAREDDY Research Scholar, Bharath University Chenna Professor Jerusalam College of Engg. Chennai ABSTRACT This paper deals with simulation

More information

PSPWM Control Strategy and SRF Method of Cascaded H-Bridge MLI based DSTATCOM for Enhancement of Power Quality

PSPWM Control Strategy and SRF Method of Cascaded H-Bridge MLI based DSTATCOM for Enhancement of Power Quality PSPWM Control Strategy and SRF Method of Cascaded H-Bridge MLI based DSTATCOM for Enhancement of Power Quality P.Padmavathi, M.L.Dwarakanath, N.Sharief, K.Jyothi Abstract This paper presents an investigation

More information

Sepic Topology Based High Step-Up Step down Soft Switching Bidirectional DC-DC Converter for Energy Storage Applications

Sepic Topology Based High Step-Up Step down Soft Switching Bidirectional DC-DC Converter for Energy Storage Applications IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 12, Issue 3 Ver. IV (May June 2017), PP 68-76 www.iosrjournals.org Sepic Topology Based High

More information