OPEN BASE STATION ARCHITECTURE INITIATIVE
|
|
- Alice Ryan
- 5 years ago
- Views:
Transcription
1 OPEN BASE STATION ARCHITECTURE INITIATIVE Conformance Test Cases Appendix D Clock and Control Module (CCM) Version.00 Issue.00 (7)
2 FOREWORD OBSAI description and specification documents are developed within the Technical Working Group of the Open Base Station Architecture Initiative Special Interest Group (OBSAI SIG). Members of the OBSAI TWG serve voluntarily and without compensation. The description and specifications developed within OBSAI represent a consensus of the broad expertise on the subject within the OBSAI SIG. The OBSAI SIG uses the following terminology in the specifications: Ä Ä Ä "shall" expresses a provision that is binding "should" and "may" expresses non-mandatory provisions "will" expresses a declaration of purpose on the part of the OBSAI SIG. It may be necessary to use "will" in cases where the simple future tense is required Use of an OBSAI reference or specification document is wholly voluntary. The existence of an OBSAI Specification does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the OBSAI Specification. Furthermore, the viewpoint expressed at the time a specification is approved and issued is subject to change brought about through developments in the state of the art and comments received from users of the specification. Every OBSAI Specification is subjected to review in accordance with the Open Base Station Architecture Initiative Rules And Procedures. Implementation of all or part of an OBSAI Specification may require licenses under third party intellectual property rights, including without limitation, patent rights (such a third party may or may not be an OBSAI Member). The Promoters of the OBSAI Specification are not responsible and shall not be held responsible in any manner for identifying or failing to identify any or all such third party intellectual property rights. The information in this document is subject to change without notice and describes only the product defined in the introduction of this documentation. This document is intended for the use of OBSAI Member s customers only for the purposes of the agreement under which the document is submitted, and no part of it may be reproduced or transmitted in any form or means without the prior written permission of OBSAI Management Board. The document has been prepared for use by professional and properly trained personnel, and the customer assumes full responsibility when using it. OBSAI Management Board, Marketing Working Group and Technical Working Group welcome customer comments as part of the process of continuous development and improvement of the documentation. The information or statements given in this document concerning the suitability, capacity, or performance of the mentioned hardware or software products cannot be considered binding but shall be defined in the agreement made between OBSAI members. However, the OBSAI Management Board, Marketing Working Group or Technical Working Group have made all reasonable efforts to ensure that the instructions contained in the document are adequate and free of material errors and omissions. Issue.00 (7)
3 OBSAI liability for any errors in the document is limited to the documentary correction of errors. OBSAI WILL NOT BE RESPONSIBLE IN ANY EVENT FOR ERRORS IN THIS DOCUMENT OR FOR ANY DAMAGES, INCIDENTAL OR CONSEQUENTIAL (INCLUDING MONETARY LOSSES), that might arise from the use of this document or the information in it. This document and the product it describes are considered protected by copyright according to the applicable laws. OBSAI logo is a registered trademark of Open Base Station Architecture Initiative Special Interest Group. Other product names mentioned in this document may be trademarks of their respective companies, and they are mentioned for identification purposes only. Copyright Open Base Station Architecture Initiative Special Interest Group. All rights reserved. Users are cautioned to check to determine that they have the latest edition of any OBSAI Specification. Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific applications. When the need for interpretations is brought to the attention of OBSAI, the OBSAI TWG will initiate action to prepare appropriate responses. Since OBSAI Specifications represent a consensus of OBSAI Member s interests, it is important to ensure that any interpretation has also received the concurrence of a balance of interests. For this reason OBSAI and the members of its Technical Working Groups are not able to provide an instant response to interpretation requests except in those cases where the matter has previously received formal consideration. Comments on specifications and requests for interpretations should be addressed to: 4 Peter Kenington Chairman, OBSAI Technical Working Group Linear Communications Consultants Ltd. pbk@linearcomms.com Issue.00 (7)
4 Contents Summary of Changes...7 Current Test Case Status...8 Scope Clock and Control Module Test Cases Input Signal Verification and Recovery Holdover Stability SCLK Output Skew SYNC Output Skew SCLK/SYNC Output Skew System Clock/Synchronization Port Power Down Normal Operating Temperature Range Test Specifications and Figures... 5 Glossary Abbreviations Definition of Terms References OBSAI TIA/EIA...7 Issue.00 4 (7)
5 Figures Figure - OBSAI BTS System reference...0 Figure - Block Diagram of Timing flows in the Clock and Control Module... Figure - Timing Test Setup... Figure 4 - Timing Test Setup... Figure 5 System synchronization timing...4 Issue.00 5 (7)
6 List of Tables Table - Test case status...9 Table - Input Clock Signal Specifications... Table System Clock Electrical Parameters... Table 4 - System Synchronization Signal Electrical Parameters... Table 5 - Abbreviations...5 Issue.00 6 (7)
7 Summary of Changes Version Approved by Date 0.0 Draft 6-dec Draft 08-jan Draft 07-feb Draft 6-feb Approved by MB Issue.00 7 (7)
8 Current Test Case Status Table presents all CCM test cases and their current progress status (Changed, Waiting for comments, Work in process, Approved) 4 Test case Status Last change Input Signal Verification and Recovery Approved 7-feb-005 Input Signal Fault Detection Deleted 7-feb-005 Input Signal Requalification Deleted 7-feb-005 Jitter/Wander Filtering Steady State Deleted 7-feb-005 Jitter/Wander Filtering Switching Between Phase Aligned Clocks Deleted 7-feb-005 Jitter/Wander Filtering Switching Between Phase Misaligned Clocks Deleted 7-feb-005 Jitter/Wander Filtering - Cold Start Deleted 7-feb-005 Holdover Entry - Manual Deleted 7-feb-005 Holdover Recovery - Manual Approved 7-feb-005 Holdover Entry - Automatic Deleted 7-feb-005 Holdover Recovery - Automatic Deleted 7-feb-005 Holdover Mode - Stability Approved 7-feb-005 SCLK Output - Skew Approved 7-feb-005 SYNC Output - Skew Approved 7-feb-005 SCLK/SYNC Output - Skew Approved 7-feb-005 SCLK/SYNC Port - Power Down Approved 7-feb-005 Clock Output Port Short Circuit Tolerance Tip and Deleted 7-feb-005 Issue.00 8 (7)
9 Test case Status Last change Ring Clock Output Port Short Circuit Tolerance Tip or Ring to Ground Deleted 7-feb-005 Normal Operating Temperature Range Approved 7-feb-005 Input Source Selection Non- Revertive Mode Deleted 7-feb-005 Input Source Selection Revertive Mode Deleted 7-feb-005 Input Source Selection SSM Processing Single Source Deleted 7-feb-005 Input Source Selection SSM Processing Redundant Source Deleted 7-feb-005 Input Source Selection SSM Processing Redundant Source - Non-Revertive Switching Deleted 7-feb-005 Input Source Selection SSM Processing Redundant Source - Revertive Switching Deleted 7-feb-005 Table - Test case status Issue.00 9 (7)
10 Scope This document specifies test methods and conformance requirements to the OBSAI CCM module. OBSAI module and interface conforms to common OBSAI specifications if it fulfills minimum acceptance criterion of all test cases presented in this document. RP RP Iub or Abis Transport Block BaseBand Block RF Block Power Proprietary Block RP4 RP 7 Control and Clock Block Control Traffic Clock Power 8 Figure - OBSAI BTS System reference The purpose of this test plan is to verify proper functionality of the Clock and Control Module (CCM) timing functions only. These functions include the following high level capabilities:. The ability to recover timing from external signal sources. The ability to process this timing and generate a stable system clock reference. The ability to distribute the stable clock reference 4. The ability to exercise clock management functions. Issue.00 0 (7)
11 For the purposes of this test plan, Figure - Block Diagram of Timing flows in the Clock and Control Module will be used to illustrate high level functionality and the origin of signals GPM GPM GPS Receiver GPM GPM TM TM PPSCLK LVDS AUXCLK LVDS From Mate CCM REFCLK LVDS CCM (opt) CCM PLL Control SCLK/SYNC LVDS To Mate CCM SCLK/SYNC LVDS SCLK/SYNC LVDS BBM N BBM BBM TM TM RFM RFM SCLK/SYNC LVDS EM EM Figure - Block Diagram of Timing flows in the Clock and Control Module The CCM timing tests are organized into four categories. ) Timing Recovery These tests deal with verifying that the CCM can recover timing from external timing signals. These timing signals include the reference clock (REFCLK), PPS clock (PPCLK) and auxiliary clock (AUXCLK) inputs. ) Timing Processing - The timing processing tests will evaluate how well the CCM is able to perform the following functions: a) Frequency regeneration - Lock on to the input reference and generate an accuracy frequency clock b) Holdover performance Timing stability in holdover mode ) Timing Distribution - The timing distribution tests will evaluate how well the CCM is able to generate output signals with the following characteristics: Issue.00 (7)
12 a) Skew including how well the output CCM clocks are phase aligned over variety of temperature an input conditions b) Output Level For both differential outputs and offset voltage c) Output rise and fall times Under loaded conditions d) Disabling unused output ports Including the ability to create a high impedance for unused outputs 4) Timing Environmental Performance- This tests that the CCM is able to start-up and operate over its entire working temperature range. a) Operating Temperature range The CCM shall be able to meet all functions and timing specifications over the entire operating temperate range. Issue.00 (7)
13 4 Clock and Control Module Test Cases Issue.00 (7)
14 4. Input Signal Verification and Recovery Test Case ID: Test Case status: Relevant to: CCM-TF-00 Mandatory CCM Timing Recovery Source reference: OBSAI Clock and Control Module (CCM) Specification Test Purpose: Test Models: Method of Test: Test Conditions: Assumptions and Limitations: Procedure: Verify that the clock input function is capable of operating over the entire defined range. Input signal frequency/voltage range. Verify that the DUT accepts a valid input signal and recovers its timing. Insert test module into the test fixture and apply power, appropriate control signals, and input clock signals. -. Apply each input signal separately with specifications conforming to Table - Input Clock Signal Specifications to each clock input port of the DUT. a. The reference clock inputs shall be khz with an accuracy of 0.06 PPM. b. The PPS clock Inputs shall be pulse-per-second with an accuracy of 0.06 PPM. c. The auxiliary clock inputs shall be 0.0 MHz with an accuracy of 0.06 PPM.. Configure the DUT to accept the appropriate input type.. Allow the DUT to acquire lock and stabilize. 4. Vary the input timing signal frequency over the range as specified Table - Input Clock Signal Specifications Verify that the DUT accepts the input timing signal via the management interface. 5. Measure the output SCLK per the parameters in Table System Clock Test setup: Figure - Timing Test Setup Minimum acceptance criteria: Ä Ä DUT shall accept input clock over the entire frequency range and track the input source. DUT shall derive timing from the input clock and use this to generate the 0.7 MHz SCLK over the entire frequency range. Parameters Value Limit Comments Frequency Duty Cycle PP Jitter See Table System Clock Electrical Parameters Issue.00 4 (7)
15 4. Holdover Stability Test Case ID: Test Case status: Relevant to: CCM-TF-050 Mandatory CCM Timing processing Source reference: OBSAI Clock and Control Module (CCM) Specification, System Reference Document Test Purpose: Test Models: Method of Test: Test Conditions: Assumptions and Limitations: Procedure: Verify that the timing engine of the CCM is capable of meeting the jitter/wander filtering requirements during entry into holdover mode. CCM holdover mode performance. Verify holdover mode of operation by verifying conformance to specifications at the output clock signal. Insert test module into the test fixture and apply power, appropriate control signals, and input clock signals. All SCLK and SYNC outputs shall be terminated with a differential 00 ohm resistive load. Need to first train and stabilize the CCM holdover oscillator before entering holdover mode.. Apply each input signal separately with specifications conforming to Table - Input Clock Signal Specifications to each clock input port of the DUT.. Provision the DUT to accept the appropriate input type.. Verify that the DUT accepts the input timing signal via the management interface. 4. Allow sufficient time for the DUT to acquire lock and stabilize. 5. Use the management interface to switch from the input source to holdover mode. 6. Vary the ambient temperature of the DUT over the specified operating range of -40 to 65 Å C. Let the temperature of the DUT soak at several fixed temperature values and take the following measurements. a. Verify that the DUT SCLK and SYN outputs comply with the specifications as listed in Table System Clock Electrical Parameters and Table 4 - System Synchronization Signal Electrical Parameters. Test setup: Figure - Timing Test Setup Minimum acceptance criteria: Ä Testing should be done over the normal operating range of -40 to +60 degrees C. Parameters Value Limit Comments Frequency drift in 4 hours 0.06 ppm max - This represents a maximum, absolute frequency drift from nominal. Issue.00 5 (7)
16 4 4. SCLK Output Skew Test Case ID: Test Case status: Relevant to: CCM-TF-00 Mandatory CCM Timing Distribution Source reference: OBSAI Clock and Control Module (CCM) Specification Test Purpose: Test Models: Method of Test: Test Conditions: Assumptions and Limitations: Procedure: Verify that the clock output function is capable of limiting the skew of the output SCLK outputs. CCM output driver performance. Verify output skew by measuring relative phase of SCLK outputs. Insert test module into the test fixture and apply power, appropriate control signals, and input clock signals. All SCLK and SYNC outputs shall be terminated with a differential 00 ohm resistive load. -. Apply an 8 khz reference clock with specifications conforming to Table - Input Clock Signal Specifications to the primary input port of the DUT.. Provision the DUT to accept the appropriate input type.. Verify that the DUT accepts the input timing signal via the management interface. 4. Allow sufficient time for the DUT to acquire lock and stabilize. 5. Select one of the SCLK outputs and use this as a timing reference. Measure the phase deviation of all other SCLK outputs against this reference. Test setup: Figure - Timing Test Setup Minimum acceptance criteria: Ä All SCLK outputs must meet this requirement. Parameters Value Limit Comments System Clock to Clock Skew 5 ns max - This represents the maximum skew between any two SCLK outputs. Issue.00 6 (7)
17 4.4 SYNC Output Skew Test Case ID: Test Case status: Relevant to: CCM-TF-00 Mandatory CCM Timing Distribution Source reference: OBSAI Clock and Control Module (CCM) Specification Test Purpose: Test Models: Method of Test: Test Conditions: Assumptions and Limitations: Procedure: Verify that the clock output function is capable of controlling the skew of the output SYNC outputs. CCM output driver performance. Verify output skew by measuring relative phase of the system synchronization signal output. Insert test module into the test fixture and apply power, appropriate control signals, and input clock signals. All SCLK and SYNC outputs shall be terminated with a differential 00 ohm resistive load. -. Apply an 8 khz reference clock with an accuracy of 0.06 ppm to the primary input port of the DUT. Test setup: Figure - Timing Test Setup Minimum acceptance criteria: Ä. Provision the DUT to accept the appropriate input type.. Verify that the DUT accepts the input timing signal via the management interface. 4. Allow sufficient time for the DUT to acquire lock and stabilize. 5. Select one of the System Synchronization l outputs and use this as a timing reference. Measure the phase deviation of all other System Synchronization outputs against this reference. All SYNC outputs must meet this requirement. Parameters Value Limit Comments SYNC Skew Ç 8 ns This represents a maximum skew between any two SYNC outputs. Issue.00 7 (7)
18 4.5 SCLK/SYNC Output Skew Test Case ID: Test Case status: Relevant to: CCM-TF-00 Mandatory CCM Timing Distribution Source reference: OBSAI Clock and Control Module (CCM) Specification Test Purpose: Test Models: Method of Test: Test Conditions: Assumptions and Limitations: Procedure: Verify that the DUT is capable of controlling the skew between the SCLK and Sync Burst outputs. CCM output driver performance. Verify output skew by measuring relative phase between the system clock and system synchronization signal output. Insert test module into the test fixture and apply power, appropriate control signals, and input clock signals. All SCLK and SYNC outputs shall be terminated with a differential 00 ohm resistive load. -. Apply an 8 khz reference clock with specifications conforming to Table - Input Clock Signal Specifications to the primary input port of the DUT.. Provision the DUT to accept the appropriate input type.. Verify that the DUT accepts the input timing signal via the management interface. 4. Allow sufficient time for the DUT to acquire lock and stabilize. 5. Measure the phase difference between each SCLK and SYNC pair per Figure 5 System synchronization timing. Test setup: Figure - Timing Test Setup Minimum acceptance criteria: Ä All SCLK and SYNC outputs must meet these criteria. Parameters Value Limit Comments Max Skew Ç 6.5 ns Maximum Skew between any SCLK and SYNC pair Issue.00 8 (7)
19 4.6 System Clock/Synchronization Port Power Down Test Case ID: Test Case status: Relevant to: CCM-TF-040 Mandatory CCM Timing Distribution Source reference: OBSAI Clock and Control Module (CCM) Specification Test Purpose: Test Models: Method of Test: Test Conditions: Verify that selected system clock and synchronization output ports are in high impedance state in a power down state CCM output driver Verify the impedance of the output system clock and synchronization ports. Do not terminate the SLCK and SYNC outputs. Assumptions - and Limitations: Procedure:. Using an ohm meter, verify the impedance of each differential output lead to ground.. Measurements should be made on each lead of the SCLK and SYNC output ports to ground. Test setup: Connect Ohm meter to DUT Minimum acceptance criteria: Ä The impedance of each differential output lead to ground should be greater than 00 kohm. Parameters Value Limit Comments All parameters that affect the test. Limits of the acceptance criteria. Per TIA/EIA644-A Issue.00 9 (7)
20 4.7 Normal Operating Temperature Range Test Case ID: Test Case status: Relevant to: Source reference: Test Purpose: Test Models: Method of Test: Test Conditions: Assumptions and Limitations: Procedure: CCM-TF-400 Mandatory Timing Environmental CCM OBSAI BTS System Reference Document Verify that the timing engine of the CCM is capable of meeting the normal operating requirements over the specified temperature range. CCM operation over temperature. Verify output signals with all possible input signals over the specified temperature range. Insert test module into the test fixture and apply power, appropriate control signals, and input clock signals. All SCLK and SYNC outputs shall be terminated with a differential 00 ohm resistive load. -. Apply each input signal separately with specifications conforming to Table - Input Clock Signal Specifications to each clock input port of the DUT.. Provision the DUT to accept the appropriate input type.. Vary the ambient temperature of the DUT over the specified operating range of -40 to 65 Å C. Let the temperature of the DUT soak at several fixed temperature values and take the following measurements. a. Vary the input timing signal frequency over the range as specified Table - Input Clock Signal Specifications. b. Verify that the DUT SCLK and SYN outputs comply with the specifications as listed in Table System Clock Electrical Parameters and Table 4 - System Synchronization Signal Electrical Parameters. c. Verify that the DUT can restart upon a power down/power-up cycle. Test setup: Figure - Timing Test Setup Minimum acceptance criteria: Ä The SCLK and SYNC outputs need to operate and start-up. Parameters Comments Comments Comments Frequency Duty Cycle PP Jitter See Table System Clock Electrical Parameters Issue.00 0 (7)
21 4.8 Test Specifications and Figures Table - Input Clock Signal Specifications Parameter Symbol Min Typical Max Unit Receiver Input Threshold V TH - - Ç 00 mv Input Current (Power On) I IN_ON - - Ç 0 ua Input Current (Power Off) I IN_OFF - - Ç 0 ua Input Voltage Range V IN V Differential Input Impedance Z IN É 4 5 Table System Clock Electrical Parameters Values Parameter Symbol Min Typical Max Unit Frequency F CLK ppm ppm MHz Duty Cycle T DUTY_CYCLE % PP Jitter T P-P JITTER ps 6 Issue.00 (7)
22 Table 4 - System Synchronization Signal Electrical Parameters Values Parameter Symbol Min Typical Max Unit Transmitter Differential Output Voltage V OD mv Transmitter Offset Voltage V os V Input Current (Power Off) I IN_OFF - - Ç0 ua System Clock (SCLK) to System Synchronization Signal (SYUNC) Delay t QUT_SYNC ns Issue.00 (7)
23 Adjustable Frequency Source DUT Timing Signal T Waveform Generator * Analysis Equipment Used for redundant input clock testing Management System Terminal Power 0 Figure - Timing Test Setup Adjustable Frequency Source Timing Signal Waveform DUT Management System Terminal Power Figure 4 - Timing Test Setup Issue.00 (7)
24 4 5 6 Figure 5 System synchronization timing Issue.00 4 (7)
25 5 Glossary 4 5. Abbreviations For the purposes of the present document, the following abbreviations apply: ABBREVIATION DESIGNATION AUXCLK Auxiliary Clock BBM Base Band Module BTS Base Transceiver Station CCM Clock and Control Module EM Extension Module GND Ground GPM General Purpose Module LVDS Low Voltage Differential Signaling OBSAI Open Base Station Architecture Initiative PPSCLK Pulse Per Second Clock REFCLK Reference Clock RFM Radio Frequency Module RP Reference Point RP Reference Point RP Reference Point SCLK System Clock SW Software SYNC Synchronization Signal TM Transport Module 5 Table 5 - Abbreviations Issue.00 5 (7)
26 Definition of Terms For the purposes of the present document, the following terms and definitions apply: Common Signals: Common Signals are common to all modules and shall be supported. Common Signals are assigned to fixed pin positions at the Data Connector(s) which are present at all modules. Module Type Specific Signals: Module Type Specific Signals are specific to a certain module type (TM, CCM, BBM, RFM, and PM) and shall be supported. Module Type specific Signals shall be assigned to fixed pin positions at the Data Connector(s). Module Type Unspecified Signals: Module Type Unspecified Signals are optional. Their functional and electrical characteristics are not specified. If present, Module Type Unspecified Signals shall be assigned to a range of pin positions at the Data Connector(s). The range of pin positions shall be fixed for a certain module type, but may differ between module types. Signal Group: A group of signals forming a functional entity e.g. a fabric port. High Impedance State: Issue.00 6 (7)
27 6 References OBSAI [OBSAI RP] [OBSAI CCM] [OBSAI RP] [OBSAI TM] [OBSAI SRD] OBSAI Reference Point Specification OBSAI Clock and Control Module Specification OBSAI Reference Point Specification OBSAI Transport Module Specification OBSAI BTS System Reference Document TIA/EIA [TIA/EIA-644A] ELECTRICAL CHARACTERISTICS OF LOW VOLTAGE DIFFERENTIAL SIGNALING (LVDS) INTERFACE CIRCUITS Issue.00 7 (7)
OPEN BASE STATION ARCHITECTURE INITIATIVE
OPEN BASE STATION ARCHITECTURE INITIATIVE Clock and Control Module (CCM) Specification Version.0 Issue.0 () 0 0 0 0 Preface OBSAI Specification documents are developed within the Technical Working Groups
More informationOPEN BASE STATION ARCHITECTURE INITIATIVE
OPEN BASE STATION ARCHITECTURE INITIATIVE General Purpose Module (GPM) Specification Version.0 Issue.0 () 0 0 0 0 Preface OBSAI description and specification documents are developed within the Technical
More informationOPEN BASE STATION ARCHITECTURE INITIATIVE
OPEN BASE STATION ARCHITECTURE INITIATIVE Appendix F Specification for Slim-I/O Panel Mount Cable to Board I/O Connector Version 1.0 Issue 1-0 1 () 9 10 11 1 1 1 1 1 1 1 19 0 1 9 0 1 9 0 1 FOREWORD OBSAI
More informationFIBRE CHANNEL CONSORTIUM
FIBRE CHANNEL CONSORTIUM FC-PI-2 Clause 9 Electrical Physical Layer Test Suite Version 0.21 Technical Document Last Updated: August 15, 2006 Fibre Channel Consortium Durham, NH 03824 Phone: +1-603-862-0701
More information1000BASE-T1 EMC Test Specification for Common Mode Chokes
IEEE 1000BASE-T1 EMC Test Specification for Common Mode Chokes Version 1.0 Author & Company Dr. Bernd Körber, FTZ Zwickau Title 1000BASE-T1 EMC Test Specification for Common Mode Chokes Version 1.0 Date
More informationModel 356P/L Advanced PLL LVPECL or LVDS VCXO
Features Ceramic Surface Mount Package Low Phase Jitter Performance, 500fs Typical Advanced PLL Design w/ Low Fundamental Crystal Frequency Range 10MHz 800MHz * +2.5V or +3.3V Operation Output Enable Standard
More informationETSI TS V1.1.1 ( )
TS 100 220-1 V1.1.1 (1999-10) Technical Specification Electromagnetic compatibility and Radio spectrum Matters (ERM); Short Range Devices (SRDs); Measurement Specification for Wideband Transmitter Stability
More information10GECTHE 10 GIGABIT ETHERNET CONSORTIUM
10GECTHE 10 GIGABIT ETHERNET CONSORTIUM 10GBASE-T Clause 55 PMA Electrical Test Suite Version 1.0 Technical Document Last Updated: September 6, 2006, 3:00 PM 10 Gigabit Ethernet Consortium 121 Technology
More information2.5G/5G/10G ETHERNET Testing Service
2.5G/5G/10G ETHERNET Testing Service Clause 126 2.5G/5GBASE-T PMA Test Plan Version 1.3 Technical Document Last Updated: February 4, 2019 2.5, 5 and 10 Gigabit Ethernet Testing Service 21 Madbury Road,
More informationWiNRADiO WR-G35DDCi Multichannel Coherent Application Guide
WiNRADiO WR-G35DDCi Multichannel Coherent Application Guide 1 Table of contents 1 Introduction... 3 2 Parts description of the coherent system... 4 2.1 WR-G35DDCi connectors... 4 2.2 The WiNRADiO Coherence
More informationModel 653 Very Low Jitter LVPECL or LVDS Clock
Features Ceramic Surface Mount Package Very Low Phase Jitter Performance, 500fs Maximum Fundamental or 3 rd Overtone Crystal Design Frequency Range 10 320MHz * +2.5V or +3.3V Operation Output Enable Standard
More informationGIGABIT ETHERNET CONSORTIUM
GIGABIT ETHERNET CONSORTIUM Clause 126 2.5G/5GBASE-T PMA Test Suite Version 1.2 Technical Document Last Updated: March 15, 2017 2.5, 5 and 10 Gigabit Ethernet Testing Service 21 Madbury Road, Suite 100
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationApplication Note 5044
HBCU-5710R 1000BASE-T Small Form Pluggable Low Voltage (3.3V) Electrical Transceiver over Category 5 Unshielded Twisted Pair Cable Characterization Report Application Note 5044 Summary The Physical Medium
More informationTOP VIEW MAX9111 MAX9111
19-1815; Rev 1; 3/09 EVALUATION KIT AVAILABLE Low-Jitter, 10-Port LVDS Repeater General Description The low-jitter, 10-port, low-voltage differential signaling (LVDS) repeater is designed for applications
More informationSV2C 28 Gbps, 8 Lane SerDes Tester
SV2C 28 Gbps, 8 Lane SerDes Tester Data Sheet SV2C Personalized SerDes Tester Data Sheet Revision: 1.0 2015-03-19 Revision Revision History Date 1.0 Document release. March 19, 2015 The information in
More informationModel 633 Very Low Jitter LVPECL or LVDS Clock
Features Ceramic Surface Mount Package Very Low Phase Jitter Performance, 500fs Maximum Fundamental or 3 rd Overtone Crystal Design Frequency Range 10 220MHz * +2.5V or +3.3V Operation Output Enable Standard
More informationObsolete Product(s) - Obsolete Product(s)
High speed differential line drivers Features Meets or exceeds the requirements of ANSI TIA/EIA-644 standard Low voltage differential signaling with typical output voltage of 350 mv and a 100 Ω load Typical
More informationFinal draft ETSI EG V1.1.0 ( )
Final draft EG 203 367 V1.1.0 (2016-03) GUIDE Guide to the application of harmonised standards covering articles 3.1b and 3.2 of the Directive 2014/53/EU (RED) to multi-radio and combined radio and non-radio
More informationPHYTER 100 Base-TX Reference Clock Jitter Tolerance
PHYTER 100 Base-TX Reference Clock Jitter Tolerance 1.0 Introduction The use of a reference clock that is less stable than those directly driven from an oscillator may be required for some applications.
More informationZLAN-35 Applications of the ZL30406 and MT9046 SONET/SDH Linecard Solutions
Applications of the ZL30406 and MT9046 SONET/SDH Linecard Solutions Contents 1.0 Summary 2.0 SONET/SDH Linecard Solutions 2.1 SONET/SDH Linecard Requirements 2.2 MT9046 + ZL30406 Solution 2.2.1 Introduction
More informationObsolete Product(s) - Obsolete Product(s)
High speed differential line drivers and receivers Feature summary Meets or exceed the requirements of ansi eia/tia-644-1995 standard Signaling rates up to 400Mbit/s Bus terminal ESD exceeds 6kV Operates
More informationIEEE 100BASE-T1 Physical Media Attachment Test Suite
IEEE 100BASE-T1 Physical Media Attachment Test Suite Version 1.0 Author & Company Curtis Donahue, UNH-IOL Title IEEE 100BASE-T1 Physical Media Attachment Test Suite Version 1.0 Date June 6, 2017 Status
More informationSPLVDS032RH. Quad LVDS Line Receiver with Extended Common Mode FEATURES DESCRIPTION PIN DIAGRAM. Preliminary Datasheet June
FEATURES DESCRIPTION DC to 400 Mbps / 200 MHz low noise, low skew, low power operation - 400 ps (max) channel-to-channel skew - 300 ps (max) pulse skew - 7 ma (max) power supply current LVDS inputs conform
More informationAUTOMOTIVE ETHERNET CONSORTIUM
AUTOMOTIVE ETHERNET CONSORTIUM Clause 96 100BASE-T1 Physical Medium Attachment Test Suite Version 1.0 Technical Document Last Updated: March 9, 2016 Automotive Ethernet Consortium 21 Madbury Rd, Suite
More information800Mbps LVDS/LVPECL-to-LVDS 2 x 2 Crosspoint Switch
19-2003; Rev 0; 4/01 General Description The 2 x 2 crosspoint switch is designed for applications requiring high speed, low power, and lownoise signal distribution. This device includes two LVDS/LVPECL
More informationIs Now A Part Of. Visit for more information about MaxLinear Inc.
Is Now A Part Of Visit www.maxlinear.com for more information about MaxLinear Inc. SP483 / SP485 Low Power Half-Duplex RS-485 Transceivers FEATURES +5V Only Low Power BiCMOS Driver / Receiver Enable Slew
More informationSPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE
SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE Notice While reasonable efforts have been made to assure the accuracy of this document, Telit assumes no liability resulting from any inaccuracies or omissions
More informationLV55D Series 3.3 V LVDS Clock Oscillators February 2016
LV55D Series 3.3 V February 206 Pletronics LV55D Series is a quartz crystal controlled precision square wave generator with an LVDS output. The package is designed for high density surface mount designs.
More informationPCI-EXPRESS CLOCK SOURCE. Features
DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.
More informationSignal Forge 2500M Frequency Expansion Module. 1.5 GHz to 2.6 GHz. User Manual
TM TM Signal Forge 2500M Frequency Expansion Module 1.5 GHz to 2.6 GHz User Manual Technical Support Email: Support@signalforge.com Phone: 512.275.3733 x2 Contact Information Web: www.signalforge.com Sales
More informationTOP VIEW. Maxim Integrated Products 1
19-2213; Rev 0; 10/01 Low-Jitter, Low-Noise LVDS General Description The is a low-voltage differential signaling (LVDS) repeater, which accepts a single LVDS input and duplicates the signal at a single
More informationLV77D Series 2.5 V LVDS Clock Oscillators November 2018
Pletronics LV77D Series is a quartz crystal controlled precision square wave generator with an LVDS output. The package is designed for high density surface mount designs. Low cost mass produced oscillator.
More informationHigh Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516
High Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516 APPLICATION REPORT: SLMA003A Boyd Barrie Bus Solutions Mixed Signals DSP Solutions September 1998 IMPORTANT NOTICE Texas Instruments
More informationUltra Low Jitter LVPECL or LVDS Clock
Features Ceramic Surface Mount Package Ultra Low Phase Jitter Performance, 100fs Typical Fundamental or 3 rd Overtone Crystal Design Frequency Range 80 170MHz * +2.5V or +3.3V Operation Output Enable Standard
More informationLV77D Series 3.3 V LVDS Clock Oscillators
Pletronics LV77D Series is a quartz crystal controlled precision square wave generator with an LVDS output. The package is designed for high density surface mount designs. Low cost mass produced oscillator.
More informationPI90LV01/PI90LVB01. Features ÎMeets Î or Exceeds ANSI TIA/EIA Standard ÎSignaling Î rates up to 660 Mbps
SOTiny LVDS High-Speed Differential Line Driver Features ÎMeets Î or Exceeds ANSI TIA/EIA-644-1955 Standard ÎSignaling Î rates up to 660 Mbps ÎBus-Terminal Î ESD exceeds 2kV ÎLow-Voltage Î Differential
More informationSingle Channel Type-2 M-LVDS to LVTTL Transceiver IDT5V5206
Single Channel Type-2 M-LVDS to LVTTL Transceiver IDT5V5206 Version - May 18, 2006 6024 Silver Creek Valley Road, San Jose, CA 95138 Telephone: (800) 345-7015 TWX: 910-338-2070 FAX: (408) 284-2775 Printed
More information125 Series FTS375 Disciplined Reference and Synchronous Clock Generator
Available at Digi-Key www.digikey.com 125 Series FTS375 Disciplined Reference and Synchronous Clock Generator 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851- 4722 Fax: 630-851- 5040 www.conwin.com
More informationSURFACE VEHICLE RECOMMENDED PRACTICE
SURFACE VEHICLE RECOMMENDED PRACTICE Submitted for recognition as an American National Standard Issued Not Revised 1999-05-17 Superseding REV. MAY99 Draft FEB99 Working Draft Reduced Physical Layer, 250K
More informationUniversal Input Switchmode Controller
End of Life. Last Available Purchase Date is 31-Dec-2014 Si9120 Universal Input Switchmode Controller FEATURES 10- to 450-V Input Range Current-Mode Control 125-mA Output Drive Internal Start-Up Circuit
More informationM.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013
M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5 August 27, 2013 Revision Revision History DATE 0.5 Preliminary release 8/23/2013 Intellectual Property Disclaimer THIS SPECIFICATION
More informationBACKPLANE ETHERNET CONSORTIUM
BACKPLANE ETHERNET CONSORTIUM Clause 72 10GBASE-KR PMD Test Suite Version 1.1 Technical Document Last Updated: June 10, 2011 9:28 AM Backplane Ethernet Consortium 121 Technology Drive, Suite 2 Durham,
More informationFeatures VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND
DATASHEET ICS58-0/0 Description The ICS58-0/0 are glitch free, Phase Locked Loop (PLL) based clock multiplexers (mux) with zero delay from input to output. They each have four low skew outputs which can
More informationObsolete Product(s) - Obsolete Product(s)
High speed differential line receivers Features Meets or exceeds the requirements of ansi TIA/EIA-644 standard Operates with a single 3.3 V supply Designed for signaling rate up to 400 Mbps Differential
More informationINTERNATIONAL STANDARD
INTERNATIONAL STANDARD IEC 62539 First edition 2007-07 IEEE 930 Guide for the statistical analysis of electrical insulation breakdown data Commission Electrotechnique Internationale International Electrotechnical
More informationICS1885. High-Performance Communications PHYceiver TM. Integrated Circuit Systems, Inc. General Description. Pin Configuration.
Integrated Circuit Systems, Inc. ICS1885 High-Performance Communications PHYceiver TM General Description The ICS1885 is designed to provide high performance clock recovery and generation for either 25.92
More information1.2 Gbps LVDS transmitter/receiver
SPECIFICATION 1 FEATURES TSMC CMOS 180 nm 3.3 V power supply 1.2 Gbps (DDR MODE) switching rates (600 MHz) Half-duplex or full-duplex operation mode Conforms to TIA/EIA-644 LVDS standards without hysteresis
More informationPCS3P73U00/D. USB 2.0 Peak EMI reduction IC. General Features. Application. Product Description. Block Diagram
USB 2.0 Peak EMI reduction IC General Features 1x Peak EMI Reduction IC Input frequency: 10MHz - 60MHz @ 2.5V 10MHz - 70MHz @ 3.3V Output frequency: 10MHz - 60MHz @ 2.5V 10MHz - 70MHz @ 3.3V Supply Voltage:
More informationDS91D180/DS91C180 Multipoint LVDS (M-LVDS) Line Driver/Receiver
Multipoint LVDS (M-LVDS) Line Driver/Receiver General Description The DS91D180 and DS91C180 are high-speed differential M- LVDS single drivers/receivers designed for multipoint applications with multiple
More informationAgilent N5411A Serial ATA Electrical Performance Validation and Compliance Software Release Notes
Agilent N5411A Serial ATA Electrical Performance Validation and Compliance Software Release Notes Agilent N5411A Software Version 2.60 Released Date: 7 Nov 2008 Minimum Infiniium Oscilloscope Baseline
More informationHD Radio FM Transmission. System Specifications
HD Radio FM Transmission System Specifications Rev. G December 14, 2016 SY_SSS_1026s TRADEMARKS HD Radio and the HD, HD Radio, and Arc logos are proprietary trademarks of ibiquity Digital Corporation.
More informationTechnical Reference. DPOJET Opt. D-PHY
Technical Reference MIPI D-PHY * Measurements & Setup Library Methods of Implementation (MOI) for Verification, Debug, Characterization, Compliance and Interoperability Test DPOJET Opt. D-PHY 077-0428-00
More informationPHYSICAL/ELECTRICAL CHARACTERISTICS OF HIERARCHICAL DIGITAL INTERFACES. (Geneva, 1972; further amended)
5i Recommendation G.703 PHYSICAL/ELECTRICAL CHARACTERISTICS OF HIERARCHICAL DIGITAL INTERFACES (Geneva, 1972; further amended) The CCITT, considering that interface specifications are necessary to enable
More informationPI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)
PCIe.0 Clock Generator with HCSL Outputs for Automotive Applications Features ÎÎPCIe.0 compliant à à Phase jitter -.1ps RMS (typ) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal
More informationDS90LV017A LVDS Single High Speed Differential Driver
DS90LV017A LVDS Single High Speed Differential Driver General Description The DS90LV017A is a single LVDS driver device optimized for high data rate and low power applications. The DS90LV017A is a current
More informationETSI TS V5.4.0 ( )
Technical Specification Universal Mobile Telecommunications System (UMTS); UTRA Repeater; Radio transmission and reception () 1 Reference RTS/TSGR-0425106v540 Keywords UMTS 650 Route des Lucioles F-06921
More informationFibre Channel Consortium
Fibre Channel Consortium FC-PI-4 Clause 6 Optical Physical Layer Test Suite Version 1.0 Technical Document Last Updated: June 26, 2008 Fibre Channel Consortium 121 Technology Drive, Suite 2 Durham, NH
More informationClause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM
BACKPLANE CONSORTIUM Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2 Technical Document Last Updated: April 29, 2008 1:07 PM Backplane Consortium 121 Technology Drive, Suite 2 Durham, NH 03824 University
More informationINTERNATIONAL TELECOMMUNICATION UNION
INTERNATIONAL TELECOMMUNICATION UNION CCITT G.703 THE INTERNATIONAL TELEGRAPH AND TELEPHONE CONSULTATIVE COMMITTEE (11/1988) SERIE G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL SYSTEMS AND NETWORKS General
More informationICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. IDT introduced
More information125 Series FTS125-CTV MHz GPS Disciplined Oscillators
Available at Digi-Key www.digikey.com 125 Series FTS125-CTV-010.0 MHz GPS Disciplined Oscillators 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851- 4722 Fax: 630-851- 5040 www.conwin.com
More informationPCKV MHz differential 1:10 clock driver
INTEGRATED CIRCUITS Supersedes data of 2001 Mar 16 File under Intergrated Circuits ICL03 2001 Jun 12 FEATURES ESD classification testing is done to JEDEC Standard JESD22. Protection exceeds 2000 V to HBM
More informationICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET
DATASHEET ICS309 Description The ICS309 is a versatile serially-programmable, triple PLL with spread spectrum clock source. The ICS309 can generate any frequency from 250kHz to 200 MHz, and up to 6 different
More informationx-mgc Part Number: FCU-022M101
x-mgc Part Number: FCU-022M101 Features Compliant with IEEE802.3ak (10GBASE-CX4) X2 MSA Rev 1.0b Compatible module Industry standard electrical connector, microgigacn TM (I/O interface) XAUI Four channel
More informationPXIe Contents. Required Software CALIBRATION PROCEDURE
CALIBRATION PROCEDURE PXIe-5113 This document contains the verification and adjustment procedures for the PXIe-5113. Refer to ni.com/calibration for more information about calibration solutions. Contents
More informationSAW-Based Differential Multi Output (LVDS) : MG7050VAN
SAW-Based Differential Multi Output (LDS) : MG7050AN Features Ultra Low jitter : 0.3 ps Max. 2 or 4 outputs and it is able to reduce fan-out buffers Frequency range : 100 MHz to 700 MHz Supply voltage
More information10 GIGABIT ETHERNET CONSORTIUM
10 GIGABIT ETHERNET CONSORTIUM Clause 54 10GBASE-CX4 PMD Test Suite Version 1.0 Technical Document Last Updated: 18 November 2003 10:13 AM 10Gigabit Ethernet Consortium 121 Technology Drive, Suite 2 Durham,
More informationINTERNATIONAL TELECOMMUNICATION UNION. Timing requirements of slave clocks suitable for use as node clocks in synchronization networks
INTERNATIONAL TELECOMMUNICATION UNION ITU-T G.812 TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU (06/2004) SERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL SYSTEMS AND NETWORKS Digital networks Design
More informationITU-T G /Y
I n t e r n a t i o n a l T e l e c o m m u n i c a t i o n U n i o n ITU-T TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU G.8273.2/Y.1368.2 (01/2017) SERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL
More informationAMERICAN NATIONAL STANDARD
ENGINEERING COMMITTEE Interface Practices Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE 81 2007 Surge Withstand Test Procedure NOTICE The Society of Cable Telecommunications Engineers (SCTE) Standards
More informationSignal Forge 1800M Frequency Expansion Module. 1.0 GHz to 1.8 GHz. User Manual
TM TM Signal Forge 1800M Frequency Expansion Module 1.0 GHz to 1.8 GHz User Manual Technical Support Email: Support@signalforge.com Phone: 512.275.3733 x2 Contact Information Web: www.signalforge.com
More informationSpecifications for the NI PXI/PCI-6552/6551
Specifications for the NI PXI/PCI-6552/6551 100/50 MHz Digital Waveform Generator/Analyzer Channel Characteristics These specifications are valid for the operating temperature range, unless otherwise noted.
More informationFIN1108 LVDS 8-Port, High-Speed Repeater
Features Greater than 800Mbps Data Rate 3.3V Power Supply Operation 3.5ps Maximum Random Jitter and 135ps Maximum Deterministic Jitter Wide Rail-to-rail Common Mode Range LVDS Receiver Inputs Accept LVPECL,
More informationSystem Specification. EnOcean Certification Specification, part 1a Air Interface (ASK) V 1.1, RELEASED EXECUTIVE SUMMARY
EnOcean Certification Specification, part 1a Air Interface (ASK) V 1.1, RELEASED Approved for release: Sep 14, 2017 San Ramon, CA, USA, Dec 17, 2013 EXECUTIVE SUMMARY A proper review of every device shipped
More informationICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS557-0 Description The ICS557-0 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 00 MHz in a small 8-pin SOIC package.
More informationSP483E. Enhanced Low EMI Half-Duplex RS-485 Transceiver RO 1 VCC RE 2 DE 3 DI 4 GND. Description. Block Diagram
Enhanced Low EMI Half-Duplex RS-485 Transceiver Description The SP483E is a half-duplex transceiver that meets the specifications of RS-485 and RS-422 serial protocols with enhanced ESD performance. The
More informationNI PXI/PCI-6561/6562 Specifications
NI PXI/PCI-6561/6562 Specifications 100/200 MHz Digital Waveform Generator/Analyzer Contents This document provides the specifications for the NI PXI/PCI-6561 (NI 6561) and the NI PXI/PCI-6562 (NI 6562),
More informationSV3C CPTX MIPI C-PHY Generator. Data Sheet
SV3C CPTX MIPI C-PHY Generator Data Sheet Table of Contents Table of Contents Table of Contents... 1 List of Figures... 2 List of Tables... 2 Introduction... 3 Overview... 3 Key Benefits... 3 Applications...
More informationFeatures. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2
DATASHEET 3.3 VOLT COMMUNICATIONS CLOCK VCXO PLL MK2049-34A Description The MK2049-34A is a VCXO Phased Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 khz
More informationKeysight U7238C/U7238D MIPI D-PHY SM Test App. Methods of Implementation
Keysight U7238C/U7238D MIPI D-PHY SM Test App Methods of Implementation 2 MIPI D-PHY Conformance Testing Methods of Implementation Notices Keysight Technologies 2008-2010, 2014-2017 No part of this manual
More informationMK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2705 Description The MK2705 provides synchronous clock generation for audio sampling clock rates derived from an MPEG stream, or can be used as a standalone clock source with a 27 MHz crystal.
More informationMC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS
Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 3-State, TTL-Compatible s Fast Transition Times Operates From Single 5-V Supply
More informationPCKV MHz differential 1:10 clock driver
INTEGRATED CIRCUITS Supersedes data of 2001 Dec 03 2002 Sep 13 FEATURES ESD classification testing is done to JEDEC Standard JESD22. Protection exceeds 2000 V to HBM per method A114. Latch-up testing is
More informationFIN V LVDS High Speed Differential Driver/Receiver
April 2001 Revised September 2001 FIN1019 3.3V LVDS High Speed Differential Driver/Receiver General Description This driver and receiver pair are designed for high speed interconnects utilizing Low Voltage
More informationHigh-Voltage Switchmode Controller
End of Life. Last Available Purchase Date is 31-Dec-2014 Si9112 High-Voltage Switchmode Controller FEATURES 9- to 80-V Input Range Current-Mode Control High-Speed, Source-Sink Output Drive High Efficiency
More informationDATASHEET HSP Features. Description. Applications. Ordering Information. Block Diagram. Digital QPSK Demodulator. FN4162 Rev 3.
DATASHEET HSP50306 Digital QPSK Demodulator Features 25.6MHz or 26.97MHz Clock Rates Single Chip QPSK Demodulator with 10kHz Tracking Loop Square Root of Raised Cosine ( = 0.4) Matched Filtering 2.048
More informationR1TRFTTE. Nemko Canada Inc. 303 River Road Ottawa, Ontario, Canada, K1V 1H2 +1 (613) Sangoma Technologies
www.nemko.com Report reference No 142178-1R1TRFTTE Test item description Model ISDN Gateway A101 / A101D./ A101E / A101DE / RSVLC-1002A A102 / A102D / A102E / A102DE / RSVLC-1002A Testing Laboratory Address
More informationThese specifications apply to the PXIe-5113 with 64 MB and 512 MB of memory.
SPECIFICATIONS PXIe-5113 PXIe, 500 MHz, 3 GS/s, 8-bit PXI Oscilloscope These specifications apply to the PXIe-5113 with 64 MB and 512 MB of memory. Contents Definitions...2 Conditions... 2 Vertical...
More informationAgilent 8360B Series Synthesized Swept Signal Generators 8360L Series Synthesized Swept CW Generators Data Sheet
Agilent 8360B Series Synthesized Swept Signal Generators 8360L Series Synthesized Swept CW Generators Data Sheet 10 MHz to 110 GHz Specifications apply after full user calibration, and in coupled attenuator
More informationETHERNET TESTING SERVICES
ETHERNET TESTING SERVICES 10BASE-Te Embedded MAU Test Suite Version 1.1 Technical Document Last Updated: June 21, 2012 Ethernet Testing Services 121 Technology Dr., Suite 2 Durham, NH 03824 University
More informationZL30410 Multi-service Line Card PLL
Multi-service Line Card PLL Features Generates clocks for OC-3, STM-1, DS3, E3, DS2, DS1, E1, 19.44 MHz and ST-BUS Meets jitter generation requirements for STM-1, OC-3, DS3, E3, J2 (DS2), E1 and DS1 interfaces
More informationICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS670-02 Description The ICS670-02 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. Part of IDT
More informationETSI TS V7.3.0 ( ) Technical Specification
TS 151 026 V7.3.0 (2010-04) Technical Specification Digital cellular telecommunications system (Phase 2+); Base Station System (BSS) equipment specification; Part 4: Repeaters (3GPP TS 51.026 version 7.3.0
More informationINTERNATIONAL STANDARD
INTERNATIONAL STANDARD IEC 60958-4 Second edition 2003-05 Digital audio interface Part 4: Professional applications (TA4) Interface audionumérique Partie 4: Applications professionnelles (TA4) Reference
More informationULTRA-LOW POWER OSCILLATOR 1-26MHz
ULTRA-LOW POWER OSCILLATOR 1-26MHz SERIES ULPO FEATURES + Ultra Low Power High Precision Oscillator for Low Cost + Excellent long time reliability + Ultra-small 1.5 mm x 0.8 mm package + 1 to 26 MHz with
More informationIDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET IDT5V60014 Description The IDT5V60014 is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques.
More informationETSI TS V4.0.0 ( )
TS 151 026 V4.0.0 (2002-01) Technical Specification Digital cellular telecommunications system (Phase 2+); GSM Repeater Equipment Specification (3GPP TS 51.026 version 4.0.0 Release 4) GLOBAL SYSTEM FOR
More informationLOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501A Description The ICS501A LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationPXIe Contents. Required Software CALIBRATION PROCEDURE
CALIBRATION PROCEDURE PXIe-5160 This document contains the verification and adjustment procedures for the PXIe-5160. Refer to ni.com/calibration for more information about calibration solutions. Contents
More information