Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication

Size: px
Start display at page:

Download "Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication"

Transcription

1 1 Threshold Logic Computing: Memristive-CMOS Circuits for Fst Fourier Trnsform nd edic Multipliction Alex Pppchen Jmes, Dinesh S. Kumr, nd Arun Ajyn Abstrct Brin inspired circuits cn provide n lterntive solution to implement computing rchitectures tking dvntge of fult tolernce nd generlistion bility of logic gtes. In this brief, we dvnce over the memristive threshold circuit configurtion consisting of memristive verging circuit in combintion with opertionl mplifier nd/or CMOS inverters in ppliction to relizing complex computing circuits. The developed memristive threshold logic gtes re used for designing FFT nd multipliction circuits useful for modern microprocessors. Overll, the proposed threshold logic outperforms previous memristive-cmos logic cells on every spect, however, indicte lower chip re, lower THD, nd controllble lekge power, but higher power dissiption with respect to CMOS logic. Index Terms Threshold logic, memristors, digitl circuits, digitl integrted circuits, progrmmble circuits I. I T RO D U C T I O There hs been severl ttempts to functionlly nd electriclly mimic the neuron ctivity nd its networks [1]. However, mjor chllenge tht deters the progress in LSI implementtions of brin like logic gtes is the sclbility of the networks nd its prcticl limittions in solving lrge vrible boolen logic problems. The possibility to mimic the brin like circuits nd logic networks is topic of intense debte. One possibility is to pply the threshold logic gtes in designing conventionl computtionl blocks, while other option is to develop completely trinble rchitecture tht does not strictly bind itself to conventionl computing topologies. In this brief, we restrict the notion of the brin mimicking to develop generlised memristive threshold logic cell in ppliction to designing conventionl computing blocks. onetheless, this topic is one of the forefront chllenges in development of on-chip brin computing, nd would require us to investigte not just new circuit design logic, but lso new devices nd systems. Threshold logic is the primry logic of humn brin tht inspires from the neuronl firing nd trining mechnisms. The progress in threshold logic circuits [2] re often limited to implementtion of logic gtes with few number of input vribles, this leds to limited progress being mde in the development of prcticl computing circuit topologies. Memristor like switching devices [3] unlike mny other electronic devices hs n interesting ppel in on-chip brin computing, s it offers switching stte through its bi-level resistnce vlues. Further these resistors re mpped to the binry memory spce nd offer the dvntge of low on-chip re nd low lekge currents. We explore this spect of memristor, nd extend over our previous work [4] in designing FFT computing useful for signl processing pplictions, nd vedic dditions nd multiplictions for efficient ALU design. The resulting circuits cn be used in combintion with conventionl CMOS circuits to develop threshold logic processor designs. II. CO M P U T I G CI R C U I T S W I T H TH R E S H O L D LO G I C The memristive threshold logic (MTL) cell shown in Fig. 1 is the bsic cell which consists of two prts; memristor bsed input A.P. Jmes is fculty with Electricl nd Electronic Engineering deprtment, zrbyev University. D.S. Kumr nd A. Ajyn re member reserch stff with Enview R&D lbs. Contct Emil: Mnuscript received Oct. 7, 2013; revised Feb. 16, 2014; July 14, 2014; 12 Oct., Logic Fmily Fig. 1: Memristive threshold logic cell voltge verging circuit nd n output threshold circuit. In contrst to our previous work on resistive threshold logic [4], the proposed cell hs the input potentil divider circuit modified by removing the pull-down resistor to form n input voltge verging circuit nd the threshold circuit modified with the combined use of opertionl mplifier nd CMOS inverter. In prticulr, by removing the pulldown resistor from [4], n importnt improvement over lower power dissiption is chieved in cell s shown in the Tble I. In the presented work, the threshold unit consisting of combintion of n op-mp [5] nd CMOS inverter tht llows for fult tolernce in terms of logicl output signl stbility. The generliztion of the cell to work s different logic gtes is chieved with the bility of the cell to utilize wider rnge of threshold vlue. TABLE I: CO M PA R I G PR E I O U S CI R C U I T [4] W I T H P R E S E T PRO P O S E D CI R C U I T B Y IM P L E M E T I G A 2-I P U T OR LO G I C GAT E. RTL without op-mp [4] 8.30 MTL without op-mp 3.00 RTL with op-mp [4] MTL with op-mp Power dissiption (μw) For n input cell, the resistnce circuit prt consist of memristors hving equl memristnce vlues, M 1 = M 2 =...M = M. The output A = ( P voltge A for input voltges I cn be represented s I =1 I )/. Tble II shows truth tble for two input AD nd OR gtes. 1 nd 2 re the input voltge tht cn tke vlues of L (voltge low) or H (voltge high). For prcticl purposes, the boundry conditions re voided, nd in generl for ny inputs, if REF is in between (( 1) H + L )/ nd H we obtin AD logic nd if it is in between L nd ( L + ( 1) H )/ we obtin OR logic. The combined effect of REF t opertionl mplifier nd T H of the inverter provides stble threshold logic unit, where T H is the threshold voltge of the inverter. The opertionl mplifier ensures wider rnge of threshold vlue limiting the role of inverter s mens to ensure stble binry sttes. The impct of hving opertionl mplifier in the output of the cell is shown in Fig. 2, while Fig. 2b cptures the vritions of the output voltge for different vlues of REF. The dvntges of using opmp in order to fix the threshold of the circuit cn be clerly observed. from the Fig. 2. Only for the gtes tht hving inputs higher thn 2 input require the use n op-mp in the circuit. In ddition to this It hs been observed during simultion tht, without using n op-mp in the circuit nd +/-15% vribility in chnnel lengths does not hve ny effect on the output of AD logic, while minor vritions in OR logic. On the contrry, we observed no vrition in outputs even with +/-15% vribility in chnnel lengths when op-mps re incorported. The reson for this is becuse the mplifiction in the voltge rnge mde by the op-mp increses the voltge rnge to +/- 1. This offers broder selection rnge of CMOS inverters thresholds ensuring tht the threshold vlues lie inside this rnge even if the

2 2 Fig. 2: Reltion between output of the memristive divider nd output of the inverter of the proposed cell. shows the effect of op-mp on the output of the cell, nd shows the vrition in output of the cell for different vlues of REF. Fig. 5: Operting rnge of two input OR cell AD memristive threshold logic cell with REF = 0.5. AD OR Fig. 3: The grphs illustrte the effect of chnge in the technology length on the output of MTL logic fmily without op-mp. technology length re chnged. Additionlly chnge in the speed of the trnsistors will reflect in the dely introduced by inverter, i.e., slow-slow (0.89ns), fst-fst (0.23ns), slow-fst (0.50ns), fst-slow (0.52ns) tested with n input pulse with speed of 10ns. The dely is high for the slow-slow condition nd less in-cse of fst-fst. Fig. 3 shows the effect of chnge in technology length on the output of MTL logic gtes. While checking the effect of other process vritions, temperture nd chin of logic gtes, it is observed tht the power dissiption hs liner chnge in ccordnce with the temperture chnge nd hs no effect by the chin of logic gtes. In cse of dely, chnge in temperture doesn t hve ny significnt effect but the chin of logic gtes will increse the dely linerly with n increse of d 1 in ech level, where d 1 is the dely of single cell. For this study, inverter configurtion of the proposed cell is used nd chin of 6 inverters re checked in order to get the effect of chin of logic gtes. The results re shown in the Fig. 4. Throughout this pper, we use the non-idel resistive switching model of memristor reported in [4] for our study with n re of 10nm 10nm nd resistnces in the rnge of [10 6 Ω, Ω], while CMOS circuits uses 0.25 μm (both in the MTL nd CMOS logics) Fig. 4: The grphs show the effects of chnges in temperture, nd dely introduced by chin of logic gtes on power dissiption nd dely. TSMC (Tiwn Semiconductor Mnufcturing Compny) technology to reflect the prcticl pplicbility in stndrd silicon technologies. The SPICE (Simultion Progrm with Integrted Circuit Emphsis) models tke into ccount the extrcted prsitics from CMOS lyout, so s to ensure the ccurcy for prcticl relistion. Memristor model hs non-idel behviour nd tke into ccount the boundry effects. In prctise, the memristor nd CMOS lyers cn be seprted into different lyers [6], [7]. Memristors cn be fbricted directly bove the CMOS circuits by mking them s prt of the interconnect. A 2D rry of vis provides electricl connectivity between the CMOS nd the memristor lyers. Since the vribility between the memristors re prcticlly limited nd there is lrge threshold rnge for REF for chieving desired logicl functionlity, the errors resulting from memristnce tolernce cn be ignored. TABLE II: TRU T H TA B L E F O R T H E ME M R I S T I E TH R E S H O L D LO G I C CE L L 1 2 A OR 1 AD 2 L L + L L 2 H H L L + H H 2 L H H H + L L 2 L H H H + H H 2 L 1 input OR threshold: L < REF < L ( 1)L +H 2 input AD threshold: ( 1) H + L < REF < H Fig. 5 shows the operting rnge for OR nd AD logic for two input cell where H = 1 nd L = 0. It is observed tht the gte provides robust functionl performnce even when there is n input signl vribility of 20%. Figure 6 shows the input nd output signl wveform of two input OR cell. Figure 6b shows the circuit digrms of OR, AD nd XOR functions implemented using the proposed OR logic cell, where the REF = L + δ with δ representing the incrementl threshold vlue required for the functionl implementtion of threshold logic cell. As the number of input increses the voltge rnge in which threshold cn be fixed will get nrrow. Hence for ech number of inputs the threshold vlue REF hve to be fixed seprtely. In order to void this problem REF vlue close to L nd H for OR nd AD configurtion should be selected. L + δ is voltge vlue tht is close to L nd less thn (( 1) L + H )/. This will give the freedom of using the cell without chnging REF for incresed number of inputs. Totl hrmonic distortion (THD) of the OR nd AD cells re clculted using test inputs whose signl frequency chnges from 20Hz to 20MHz. The comprison of the THD results with other logic fmilies is shown in Fig. 7. It is observed tht the memristive threshold logic hs better immunity to THDs when compred to other logic fmilies. This implies n improved ccurcy nd simplicity of circuit design for timing sensitive digitl circuit pplictions.

3 3 Fig. 6: Input nd output signl wveforms of the two input proposed cell with op-mp in OR logic Circuit digrms of the logic gtes using proposed cell - (i) OR gte (ii) AD gte (iii) XOR gte. Fig. 7: Totl hrmonic distortion oise spectrl density, of A - MTL AD, B - MTL OR, C - CMOS AD, D - CMOS OR, E - PSEUDO AD, F - PSEUDO OR, G - DYAMIC CMOS AD, nd H - DYAMIC CMOS OR Fig. 7b shows tht the noise spectrl density of the MTL logic is better thn the other two technologies. From THD nd noise comprison we cn conclude tht the proposed MTL logic fmily hs more immunity to noise nd hrmonic distortion. Tble III shows the exmple comprison of the memristive threshold logic for OR logic gte with CMOS logic fmily for re, power dissiption, energy nd lekge power. It cn be seen tht even for low number of inputs the re nd lekge power is lower thn CMOS, while the power dissiption nd energy is higher due to the use of CMOS nd opertionl mplifier circuits for threshold design. It my be noted RTL nd MTL enble the possibility of lrge number of inputs s demonstrted in [4] nd cn reduce the re requirements nd lekge power significntly for implementing digitl logic circuits. compre the technologies bsed on the lyout in quntified mnner. For exmple, the on-chip re for 2 input proposed OR cell in ElectricLSI resulted in n re of 95 μm 2 for MTL gte, while for CMOS gte this ws 125 μm 2, when using 0.25μm technology. Becuse the physicl design of the cells would require dditionl optimistion for the re, through out this pper, we use only spect rtios of the devices to mke the comprison between the circuits from different logic fmilies. Other memristive-cmos threshold logic gtes: There do not exist FFT or multiplier bsed circuit implementtions with memristive threshold logic circuits tht cn be firly compred with the exmple circuits reported in this pper. However, there do exists memristor- CMOS bsed threshold logic cells tht re close counterprts to the proposed cell, tht could be used to implement similr computing circuits. For exmple, RTLG [8] nd EEMTL [9] uses reconfigurble rchitectures tht cn be used to develop circuits for digitl logic problems by chnging the memristnce of the memristor, nd requires dditionl progrmming circuits leding to lrger re requirements nd higher power dissiption thn the proposed cell. RTLG uses two op-mps in single cell, one for progrmmble prt nd nother for thresholding prt. In ddition, the progrmming require pulse genertion units bsed on FPGA nd DSP processor, nd relted interfcing circuits. On the other hnd, for EEMTL, in-order to implement input cell requires memristors nd (2 +8) trnsistors, while in the proposed cell this is memristors nd 12 trnsistors (mximum). In the proposed cell, the number of trnsistors will not increse s per the number of inputs, nd is one of the dvntge over other threshold logic cells such s EEMTL. The comprison between proposed method, RTLG nd EEMTL bsed on the number of trnsistors required to implement different logic gtes is given in the Tble I. However, since these cell technologies re not mture yet for lrge scle implementtions, fir comprison for lrger circuits build with threshold logic is done only with estblished technologies such s CMOS. TABLE I: CO M PA R I S O O F TR A S I S TO R CO U T BE T W E E RTLG, EEMTL A D MTL LO G I C S Boolen Function RTLG,b EEMTL MTL OR / AD ( input) OR / AD ( input) For the firness in comprison op-mp used in ll logics hve sme number of trnsistors. b umber of trnsistors projected is for implementing bi-level hrd threshold function. This number cn significntly increse bsed on the complexity of the threshold function used. The use of the proposed memristive logic circuits in designing conventionl logic circuit is demonstrted using two exmples. The first exmple reports the design of FFT circuit using memristive TABLE III: CO M PA R I S O O F AR E A, POW E R DI S S I PAT I O, LE A K - threshold logic, while the second exmple reports the design of AG E POW E R A D E E R G Y O F T H E 2-I P U T CE L L W I T H OT H E R multiplier circuit. Both these circuit configurtions re useful in LO G I C FA M I L I E S I OR CO FI G U R AT I O. processors for computing purposes. Logic Fm- Are Power Lekge Energy Memristive Threshold FFT circuit: FFT/IFFT is widely used ily (μm 2 ) dissiption(w) Power (W) (J) in digitl signl processing for vrious filter implementtions. The j2πnk CMOS p 16.32p 28.6z bsic eqution of 4-point DFT is X (k) = P 3 x(n)e 4, k = i=0 MTL (with μ 14.30p 0.30p 0, 1, 2, 3. Using this eqution, we cn represent the signl flow grph out op-mp) [10] of 4-point DFT s shown in Fig. 8. Implementtion of the FFT MTL (with μ 80.96p 1.09p op-mp) processor [11] cn be done s shown in Fig. 8b where ll the inputs to the circuit re 8 bits long. Hving closer look t the exponentil term j2πnk CMOS logics the vlues re obtined t mx speed of 1GHz. of 4-point DFT i.e. e 4 = ±1 or ±j, the multiplictions with The vlues for MTL with op-mp re obtined t mximum speed of 10MHz nd for MTL (without op-mp) & The re given in Tble III nd mentioned in other tbles re bsed on the device length nd width without considertion to wires nd interconnects. Since, the physcil lyout re cn vry significntly bsed on the optiml lyout configurtions, it will be difficult to ±1 nd ±j re trivil, nd no multipliers re needed to implement them. Ech FFT unit hve 4 inputs nd one corresponding FFT output. Inputs re given to the FFT units s shown in Fig. 8. The inputs which re to be subtrcted re complemented nd dded. From Fig. 8, it cn be seen tht the rel prt nd the imginry prt of the

4 4 TABLE : CO M PA R I S O O F AR E A, POW E R DI S S I PAT I O A D LE A K AG E POW E R O F T H E PRO P O S E D FFT CI R C U I T W I T H CMOS LO G I C Logic Fmily Are(μm 2 ) Power dissiption(w) Lekge Power(W) CMOS n 6.218n MTL m 13.46n Higher input gtes implemented using circuits with Op-mp (c) Fig. 8: Signl flow grph of 4-point DFT processor Block digrm of 4 point DFT processor (c) Block digrm of FFT units used in the DFT processor TABLE I: PE R F O R M A C E CO M PA R I S O O F 8-P O I T FFT IM P L E M E T E D U S I G MTL A D CMOS TE C H O L O G I E S Logic Fmily Are(mm 2 ) Power dissiption(w) CMOS μ MTL m Higher input gtes implemented using circuits with Op-mp Fig. 9: 8 th bit of the 4 inputs to FFT unit nd shows the output sum, crry nd C out of the 8 th bit. first output in 4-point FFT requires only ddition opertion. Hence the inputs to the first 2 FFT units in Fig. 8b re not complimented. These FFT units re implemented using 3 Crry-Lookhed Adders (CLA) s shown in Fig. 8c. Other thn the first 2 FFT units, rest of the six FFT units hve 2 dditions nd 2 subtrctions. Inputs to be dded re given to the first CLA wheres the inputs tht re to be subtrcted re complimented nd then dded using the second CLA. In order to obtin the 2 s compliment, 1 is to be dded to the LSBs of inverted inputs. For this we utilize the C 0 pin of the crry look hed dders nd logic high is pplied to the C 0 pin of both the 8-bit CLA. This opertion equtes to dding one twice. ow, the outputs of these CLAs re dded using the third CLA whose output result in the required trnsform. The Crry- Lookhed dders re implemented using the proposed memristive threshold logic circuits. Signl wveform of the 8 th bit from the 4 inputs to the FFT circuit re shown in Fig. 9, while Fig. 9b shows the lest significnt bit of the resulting output signls. Tble shows the quntittive performnce comprison of the memristive logic nd CMOS logic FFT implementtions. It is observed tht the proposed logic shows reduced re requirement, however, hs higher power dissiption. The proposed logic hs zero lekge power in its memristor components nd the lekge power is entirely contributed by the op-mps. Clerly, the lekge power cn be reduced by the designing low power nd low lekge op-mp circuit. In-order to show the effect on the higher point FFTs, we hve implemented 8-point FFT using vedic multipliers nd CLAs with MTL nd did the performnce comprison with CMOS technology. The results re shown in the Tble I. From the tble it cn be seen tht the dvntge of the MTL is its lower on-chip re. The size of the circuit would sufficiently relte to the sclbility nd performnce issue of FFT circuit implementtion. Memristive Threshold edic Multiplier: edic multiplier is multiplier rchitecture tht uses vedic mthemtic [12] method for its multipliction lgorithm. Among the sixteen methods presented in the edic Mthemtics, due to the prllelism in the mode of opertion, we re using Urdhv Thirykbhym (verticl nd crosswise method) [13] method for our multiplier rchitecture. In this technique, ll the prtil products cn be found in prllel nd the entire multipliction cn be completed by using dditionl two or three levels of dders. Bsed on this lgorithm, the rchitecturl block digrm nd the working principle for 2bit multiplier is shown in Fig. 10. Figure 11 shows the equivlent circuit of 2 bit vedic multiplier lgorithm implemented using memristive threshold logic nd Fig. 11b shows the wveform of the corresponding circuit, where A 0 A 1 nd B 0 B 1 re the 2 bit inputs nd S 0 S 1 S 2 nd S 3 re the four bits of the result. In this lgorithm, the 2 bit multiplier is the bsic multiplier unit tht cn be used for mking the higher bit multipliers. In order to implement n bit memristive threshold vedic multiplier s shown in Fig. 10b, we need four /2 bit multipliers, two bit CLAs, one /2 bit CLA nd hlf dder, where must be in the power of 2. As shown in Fig. 10b, by using four 2 bit multipliers, we cn implement 4 bit multiplier. Similrly, by using four 4 bit multiplier, we cn implement 8 bit multiplier nd will continue the sme procedure for ny higher bits. Suppose, the tsk is to implement 8 bit multipliction then it would need four 4 bit multiplier, two 8 bit CLAs, one 4 bit CLA nd one hlf dder. First, the 8 bits of both multiplicnd nd multiplier is Fig. 10: Architecture block digrm for 2 bit vedic multiplier is shown in (i), while (ii) explins the working principle for ech stge of the rchitecture Block digrm for n bit multiplier

5 5 TABLE II: CO M PA R I S O O F O E R A L L AR E A, POW E R DI S S I PA - T I O A D LE A K AG E POW E R O F PRO P O S E D MU LT I P L I E R CI R C U I T W I T H CMOS LO G I C Multiplier Logic Fmily Are(μm 2 ) Power dissip- Lekge tion(w) Power(W) 2 bit multiplier CMOS n 0.115n MTL μ 0.173n b 8 bit multiplier CMOS n 15.13n MTL m 32.19n c 2 bit multipliers implemented without using op-mp, ll higher input gtes implemented with op-mp. b Memristor effectively hve no lekge power, the given vlue is tht contributed by the CMOS inverter c This vlue is entirely contributed from the threshold unit (op-mp nd CMOS inverter) Fig. 11: 2 bit memristive threshold vedic multiplier circuit input nd output wveform of the circuit, where A0 A1 nd B0 B1 re the 2 bit inputs nd S0 S1 S2 nd S3 re the four bits of the output divided into two 4 bit numbers. Let A nd B be two eight bit numbers, where we divide A s (A H, A L ) nd B s (B H, B L ). Similr to the steps tht we followed in implementing 2 bit multiplier s explined in Fig. 10, we multiply this four 4 bit numbers (A H, A L, B H nd B L ). The prtil products re A L x B L, A H x B L, A L xb H nd A H x B H. Since these re independent opertions they re processed in prllel. While doing the multipliction, ech of this 4 bit numbers (A H, A L, B H nd B L ) will gin divide into two 2 bit numbers, tht is A L s A LH nd A LL, nd proceed the 4 bit multipliction s explined in cse of 8 bit (A L x B L A LL x B LL, A LL x B LH, A LH x B LL, A LH x B LH ). The bsic multipliction unit is 2 bit multiplier s shown in Fig. 11. Tble II shows the comprison of 2 bit nd 8 bit vedic multiplier using memristive threshold logic nd CMOS logic for re, power dissiption nd lekge power. From the tble it is cler tht the proposed MTL rchitecture hs cler dvntge over the existing CMOS technology. As n initil step to chieve smll re on-chip brin computing, this reliztion is promising result for the future developments in the field of cognitive computing circuits. For the 2 bit multiplier, ll the cells re of two inputs nd we implement the circuit with cells without op-mp s shown in Fig. 10. The op-mp is not required in this cse s lrge vrition in threshold is not required to implement the threshold logic. For multiplier with higher number of bits, cells with op-mp re used to ensure tolernce to lrger rnge of threshold vlues. This will increse the power dissiption s indicted in Tble II. Like the FFT circuit, we expect to overcome this drwbck by designing low power op-mps in the circuit. III. CO C L U S I O In this brief, we reported n improved memristnce-cmos threshold logic cell hving lower power dissiption nd smller on-chip re footprint. In comprison with CMOS logic the proposed MTL cell implementtion hve lower re requirements nd higher power dissiption, nd in comprison with other memristive-cmos threshold logic gtes the proposed cell indicte lower re requirements nd lower power dissiption. Further, this brief, reports the successful ppliction of the MTL cells in the exmples of FFT nd vedic multipliction computing circuits. The MTL cell show robustness to process vribility in temperture, memristnces nd technology lengths indicting the fult tolernce bility of brin like logic circuits. The generlistion bility of the cell, i.e. single cell structure with multiple functionlity is gin chrcteristic of the proposed logic. The power dissiption nd lekge power of the proposed logic is contributed by the op-mp prt of the circuit, nd cn be improved in future by the developing low power high-speed op-mps. However, the design nd optimistion of the op-mp tht cn hndle wide rnge of threshold with high speed nd low power dissiption is left s n open problem for future work. RE F E R E C E S [1] S. H. Jo, T. Chng, I. Ebong, B. B. Bhdviy, P. Mzumder, nd W. Lu, noscle memristor device s synpse in neuromorphic systems, no Letters, no. 10, pp , [2]. Beiu, J. Quintn, nd M. Avedillo, lsi implementtions of threshold logic- comprehensive survey, eurl etworks, IEEE Trnsctions on, vol. 14, no. 5, pp , [3] R. Willims, How we found the missing memristor, Spectrum, IEEE, vol. 45, no. 12, pp , [4] A. P. Jmes, L. R.. J. Frncis, nd D. S. Kumr, Resistive threshold logic, ery Lrge Scle Integrtion (LSI) Systems, IEEE Trnsctions on, vol. 22, no. 1, pp , [5] P. E. Allen nd D. R. Holberg, CMOS Anlog Circuit Design. ew York:Oxford Univ. Press, [6] K. Eshrghin, K. R. Cho, S. K. Kvehei, O.nd Kng, D. Abbott, nd S. M. S. Kng, Memristor mos content ddressble memory (mcm): Hybrid rchitecture for future high performnce serch engines, ery Lrge Scle Integrtion (LSI) Systems, IEEE Trnsctions on, vol. 19, no. 8, pp , [7] Q. Xi, W. Robinett, M. W. Cumbie,. Bnerjee, T. J. Crdinli, J. J. Yng, nd R. S. Willims, Memristor cmos hybrid integrted circuits for reconfigurble logic, no letters, vol. 9, no. 10, pp , [8] T. Trn, A. Rothenbuhler, E. Brney Smith,. Sxen, nd K. Cmpbell, Reconfigurble threshold logic gtes using memristive devices, Journl of Low Power Electronics nd Applictions, vol. 3, no. 2, pp , [9] J. Rjendrn, H. Mnem, R. Krri, nd G. S. Rose, An energy-efficient memristive threshold logic circuit, Computers, IEEE Trnsctions on, vol. 61, no. 4, pp , [10] K. K. Prhi, LSI digitl signl processing systems: design nd implementtion. John Wiley & Sons, [11] W. Li nd L. Wnhmmr, Efficient rdix-4 nd rdix-8 butterfly elements, in Proc. of orchip Conf, 1999, pp [12] B. K. Tirthji, edic Mthemtics. Motill Bnrsidss, [13] R. Pushpngdn,. Sukumrn, R. Innocent, D. Ssikumr, nd. Sundr, High speed vedic multiplier for digitl signl processors, IETE Journl of Reserch, vol. 55, no. 6, pp , 2009.

CHAPTER 2 LITERATURE STUDY

CHAPTER 2 LITERATURE STUDY CHAPTER LITERATURE STUDY. Introduction Multipliction involves two bsic opertions: the genertion of the prtil products nd their ccumultion. Therefore, there re two possible wys to speed up the multipliction:

More information

Experiment 3: Non-Ideal Operational Amplifiers

Experiment 3: Non-Ideal Operational Amplifiers Experiment 3: Non-Idel Opertionl Amplifiers Fll 2009 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output

More information

Experiment 3: Non-Ideal Operational Amplifiers

Experiment 3: Non-Ideal Operational Amplifiers Experiment 3: Non-Idel Opertionl Amplifiers 9/11/06 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output

More information

Mixed CMOS PTL Adders

Mixed CMOS PTL Adders Anis do XXVI Congresso d SBC WCOMPA l I Workshop de Computção e Aplicções 14 20 de julho de 2006 Cmpo Grnde, MS Mixed CMOS PTL Adders Déor Mott, Reginldo d N. Tvres Engenhri em Sistems Digitis Universidde

More information

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates Bsic Logic Gtes : Computer Architecture I Boolen Algebr Instructor: Prof. Bhgi Nrhri Dept. of Computer Science Course URL: www.ses.gwu.edu/~bhgiweb/cs35/ Digitl Logic Circuits We sw how we cn build the

More information

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter Journl of Electrotechnology, Electricl Engineering nd Mngement (2017) Vol. 1, Number 1 Clusius Scientific Press, Cnd Fuzzy Logic Controller for Three Phse PWM AC-DC Converter Min Muhmmd Kml1,, Husn Ali2,b

More information

Simulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability

Simulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability Interntionl Journl of cience, Engineering nd Technology Reserch (IJETR), olume 4, Issue 1, October 15 imultion of Trnsformer Bsed Z-ource Inverter to Obtin High oltge Boost Ability A.hnmugpriy 1, M.Ishwry

More information

Application Note. Differential Amplifier

Application Note. Differential Amplifier Appliction Note AN367 Differentil Amplifier Author: Dve n Ess Associted Project: Yes Associted Prt Fmily: CY8C9x66, CY8C7x43, CY8C4x3A PSoC Designer ersion: 4. SP3 Abstrct For mny sensing pplictions, desirble

More information

A Development of Earthing-Resistance-Estimation Instrument

A Development of Earthing-Resistance-Estimation Instrument A Development of Erthing-Resistnce-Estimtion Instrument HITOSHI KIJIMA Abstrct: - Whenever erth construction work is done, the implnted number nd depth of electrodes hve to be estimted in order to obtin

More information

DIGITAL multipliers [1], [2] are the core components of

DIGITAL multipliers [1], [2] are the core components of World Acdemy of Science, Engineering nd Technology 9 8 A Reduced-Bit Multipliction Algorithm for Digitl Arithmetic Hrpreet Singh Dhillon nd Ahijit Mitr Astrct A reduced-it multipliction lgorithm sed on

More information

Understanding Basic Analog Ideal Op Amps

Understanding Basic Analog Ideal Op Amps Appliction Report SLAA068A - April 2000 Understnding Bsic Anlog Idel Op Amps Ron Mncini Mixed Signl Products ABSTRACT This ppliction report develops the equtions for the idel opertionl mplifier (op mp).

More information

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM A ovel Bck EMF Zero Crossing Detection of Brushless DC Motor Bsed on PWM Zhu Bo-peng Wei Hi-feng School of Electricl nd Informtion, Jingsu niversity of Science nd Technology, Zhenjing 1003 Chin) Abstrct:

More information

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION Exercise 1-1 The Sine Wve EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the notion of sine wve nd how it cn be expressed s phsor rotting round the center of circle. You

More information

Lab 8. Speed Control of a D.C. motor. The Motor Drive

Lab 8. Speed Control of a D.C. motor. The Motor Drive Lb 8. Speed Control of D.C. motor The Motor Drive Motor Speed Control Project 1. Generte PWM wveform 2. Amplify the wveform to drive the motor 3. Mesure motor speed 4. Mesure motor prmeters 5. Control

More information

Synchronous Machine Parameter Measurement

Synchronous Machine Parameter Measurement Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions

More information

Synchronous Machine Parameter Measurement

Synchronous Machine Parameter Measurement Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions

More information

Module 9. DC Machines. Version 2 EE IIT, Kharagpur

Module 9. DC Machines. Version 2 EE IIT, Kharagpur Module 9 DC Mchines Version EE IIT, Khrgpur esson 40 osses, Efficiency nd Testing of D.C. Mchines Version EE IIT, Khrgpur Contents 40 osses, efficiency nd testing of D.C. mchines (esson-40) 4 40.1 Gols

More information

To provide data transmission in indoor

To provide data transmission in indoor Hittite Journl of Science nd Engineering, 2018, 5 (1) 25-29 ISSN NUMBER: 2148-4171 DOI: 10.17350/HJSE19030000074 A New Demodultor For Inverse Pulse Position Modultion Technique Mehmet Sönmez Osmniye Korkut

More information

EET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine

EET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine EE 438 Automtic Control Systems echnology bortory 5 Control of Seprtely Excited DC Mchine Objective: Apply proportionl controller to n electromechnicl system nd observe the effects tht feedbck control

More information

A Simple Approach to Control the Time-constant of Microwave Integrators

A Simple Approach to Control the Time-constant of Microwave Integrators 5 VOL., NO.3, MA, A Simple Approch to Control the Time-constnt of Microwve Integrtors Dhrmendr K. Updhyy* nd Rkesh K. Singh NSIT, Division of Electronics & Communiction Engineering New Delhi-78, In Tel:

More information

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC User Mnul ntelligent nstlltion Systems A B 1 2 3 4 5 6 7 8 30 ma 30 ma n = AC Un = 230 V AC 30 ma 9 10 11 12 C ABB STOTZ-KONTAKT Appliction Softwre Current Vlue Threshold/1 Contents Pge 1 Device Chrcteristics...

More information

Design And Implementation Of Luo Converter For Electric Vehicle Applications

Design And Implementation Of Luo Converter For Electric Vehicle Applications Design And Implementtion Of Luo Converter For Electric Vehicle Applictions A.Mnikndn #1, N.Vdivel #2 ME (Power Electronics nd Drives) Deprtment of Electricl nd Electronics Engineering Sri Shkthi Institute

More information

Area-Time Efficient Digit-Serial-Serial Two s Complement Multiplier

Area-Time Efficient Digit-Serial-Serial Two s Complement Multiplier Are-Time Efficient Digit-Seril-Seril Two s Complement Multiplier Essm Elsyed nd Htem M. El-Boghddi Computer Engineering Deprtment, Ciro University, Egypt Astrct - Multipliction is n importnt primitive

More information

(CATALYST GROUP) B"sic Electric"l Engineering

(CATALYST GROUP) Bsic Electricl Engineering (CATALYST GROUP) B"sic Electric"l Engineering 1. Kirchhoff s current l"w st"tes th"t (") net current flow "t the junction is positive (b) Hebr"ic sum of the currents meeting "t the junction is zero (c)

More information

ISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5

ISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5 21.5 A 1.1GHz Chrge-Recovery Logic Visvesh Sthe, Jung-Ying Chueh, Mrios Ppefthymiou University of Michign, Ann Aror, MI Boost Logic is chrge-recovery circuit fmily cple of operting t GHz-clss frequencies

More information

METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin

METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN Inventor: Brin L. Bskin 1 ABSTRACT The present invention encompsses method of loction comprising: using plurlity of signl trnsceivers to receive one or

More information

& Y Connected resistors, Light emitting diode.

& Y Connected resistors, Light emitting diode. & Y Connected resistors, Light emitting diode. Experiment # 02 Ojectives: To get some hndson experience with the physicl instruments. To investigte the equivlent resistors, nd Y connected resistors, nd

More information

Electronic Circuits I - Tutorial 03 Diode Applications I

Electronic Circuits I - Tutorial 03 Diode Applications I Electronic Circuits I - Tutoril 03 Diode Applictions I -1 / 9 - T & F # Question 1 A diode cn conduct current in two directions with equl ese. F 2 When reverse-bised, diode idelly ppers s short. F 3 A

More information

A New Stochastic Inner Product Core Design for Digital FIR Filters

A New Stochastic Inner Product Core Design for Digital FIR Filters MATEC Web of Conferences, (7) DOI:./ mtecconf/7 CSCC 7 A New Stochstic Inner Product Core Design for Digitl FIR Filters Ming Ming Wong,, M. L. Dennis Wong, Cishen Zhng, nd Ismt Hijzin Fculty of Engineering,

More information

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olid-stte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers.

More information

5 I. T cu2. T use in modem computing systems, it is desirable to. A Comparison of Half-Bridge Resonant Converter Topologies

5 I. T cu2. T use in modem computing systems, it is desirable to. A Comparison of Half-Bridge Resonant Converter Topologies 74 EEE TRANSACTONS ON POER ELECTRONCS, VOL. 3, NO. 2, APRL 988 A Comprison of Hlf-Bridge Resonnt Converter Topologies Abstrct-The hlf-bridge series-resonnt, prllel-resonnt, nd combintion series-prllel

More information

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR): SPH4UW Kirchhoff s ules Kirchhoff s oltge ule (K): Sum of voltge drops round loop is zero. Kirchhoff s Lws Kirchhoff s Current ule (KC): Current going in equls current coming out. Kirchhoff s ules etween

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-236 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our

More information

This is a repository copy of Effect of power state on absorption cross section of personal computer components.

This is a repository copy of Effect of power state on absorption cross section of personal computer components. This is repository copy of Effect of power stte on bsorption cross section of personl computer components. White Rose Reserch Online URL for this pper: http://eprints.whiterose.c.uk/10547/ Version: Accepted

More information

Design and Modeling of Substrate Integrated Waveguide based Antenna to Study the Effect of Different Dielectric Materials

Design and Modeling of Substrate Integrated Waveguide based Antenna to Study the Effect of Different Dielectric Materials Design nd Modeling of Substrte Integrted Wveguide bsed Antenn to Study the Effect of Different Dielectric Mterils Jgmeet Kour 1, Gurpdm Singh 1, Sndeep Ary 2 1Deprtment of Electronics nd Communiction Engineering,

More information

Chapter 2 Literature Review

Chapter 2 Literature Review Chpter 2 Literture Review 2.1 ADDER TOPOLOGIES Mny different dder rchitectures hve een proposed for inry ddition since 1950 s to improve vrious spects of speed, re nd power. Ripple Crry Adder hve the simplest

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-297 Technicl notes on using Anlog Devices DSPs, processors nd development tools Visit our Web resources http://www.nlog.com/ee-notes nd http://www.nlog.com/processors or e-mil

More information

The computer simulation of communication for PLC systems

The computer simulation of communication for PLC systems The computer simultion of communiction for PLC systems Jiri Misurec Milos Orgon Dept. of Telecommunictions Fculty of Electricl Engineering nd Communiction Brno University of Technology Purkynov 8 6 00

More information

Exponential-Hyperbolic Model for Actual Operating Conditions of Three Phase Arc Furnaces

Exponential-Hyperbolic Model for Actual Operating Conditions of Three Phase Arc Furnaces Americn Journl of Applied Sciences 6 (8): 1539-1547, 2009 ISSN 1546-9239 2009 Science Publictions Exponentil-Hyperbolic Model for Actul Operting Conditions of Three Phse Arc Furnces 1 Mhdi Bnejd, 2 Rhmt-Allh

More information

Nevery electronic device, since all the semiconductor

Nevery electronic device, since all the semiconductor Proceedings of Interntionl Joint Conference on Neurl Networks, Orlndo, Florid, USA, August 12-17, 2007 A Self-tuning for Rel-time Voltge Regultion Weiming Li, Xio-Hu Yu Abstrct In this reserch, self-tuning

More information

Design and implementation of a high-speed bit-serial SFQ adder based on the binary decision diagram

Design and implementation of a high-speed bit-serial SFQ adder based on the binary decision diagram INSTITUTE OFPHYSICS PUBLISHING Supercond. Sci. Technol. 16 (23) 1497 152 SUPERCONDUCTORSCIENCE AND TECHNOLOGY PII: S953-248(3)67111-3 Design nd implementtion of high-speed it-seril SFQ dder sed on the

More information

EE Controls Lab #2: Implementing State-Transition Logic on a PLC

EE Controls Lab #2: Implementing State-Transition Logic on a PLC Objective: EE 44 - Controls Lb #2: Implementing Stte-rnsition Logic on PLC ssuming tht speed is not of essence, PLC's cn be used to implement stte trnsition logic. he dvntge of using PLC over using hrdwre

More information

Interference Cancellation Method without Feedback Amount for Three Users Interference Channel

Interference Cancellation Method without Feedback Amount for Three Users Interference Channel Open Access Librry Journl 07, Volume, e57 ISSN Online: -97 ISSN Print: -9705 Interference Cncelltion Method without Feedbc Amount for Three Users Interference Chnnel Xini Tin, otin Zhng, Wenie Ji School

More information

Y9.ET1.3 Implementation of Secure Energy Management against Cyber/physical Attacks for FREEDM System

Y9.ET1.3 Implementation of Secure Energy Management against Cyber/physical Attacks for FREEDM System Y9.ET1.3 Implementtion of Secure Energy ngement ginst Cyber/physicl Attcks for FREED System Project Leder: Fculty: Students: Dr. Bruce cillin Dr. o-yuen Chow Jie Dun 1. Project Gols Develop resilient cyber-physicl

More information

Pennsylvania State University. University Park, PA only simple two or three input gates (e.g., AND/NAND,

Pennsylvania State University. University Park, PA only simple two or three input gates (e.g., AND/NAND, High-throughput nd Low-power DSP Using locked-mos ircuitry Mnjit Borh Robert Michel Owens Deprtment of omputer Science nd Engineering Pennsylvni Stte University University Prk, PA 16802 Mry Jne Irwin Abstrct

More information

Three-Phase NPC Inverter Using Three-Phase Coupled Inductor

Three-Phase NPC Inverter Using Three-Phase Coupled Inductor ThreePhse NPC Inverter Using ThreePhse Coupled Inductor Romeu Husmnn 1, Rodrigo d Silv 2 nd Ivo Brbi 2 1 Deprtment of Electricl nd Telecommuniction Engineering, University of Blumenu FURB Blumenu SC Brzil,

More information

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design ECE 27 Digitl Logic Shifters, Comprtors, Counters, Multipliers Digitl Design..7 Digitl Design Chpter : Slides to ccompny the textbook Digitl Design, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers,

More information

Postprint. This is the accepted version of a paper presented at IEEE PES General Meeting.

Postprint.   This is the accepted version of a paper presented at IEEE PES General Meeting. http://www.div-portl.org Postprint This is the ccepted version of pper presented t IEEE PES Generl Meeting. Cittion for the originl published pper: Mhmood, F., Hooshyr, H., Vnfretti, L. (217) Sensitivity

More information

Modeling of Conduction and Switching Losses in Three-Phase Asymmetric Multi-Level Cascaded Inverter

Modeling of Conduction and Switching Losses in Three-Phase Asymmetric Multi-Level Cascaded Inverter Proceedings of the 5th WEA nt. onf. on Power ystems nd Electromgnetic omptibility, orfu, Greece, August 23-25, 2005 (pp176-181) Modeling of onduction nd witching Losses in Three-Phse Asymmetric Multi-Level

More information

University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009

University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009 Problem 1: Using DC Mchine University o North Crolin-Chrlotte Deprtment o Electricl nd Computer Engineering ECGR 4143/5195 Electricl Mchinery Fll 2009 Problem Set 4 Due: Thursdy October 8 Suggested Reding:

More information

Study on SLT calibration method of 2-port waveguide DUT

Study on SLT calibration method of 2-port waveguide DUT Interntionl Conference on Advnced Electronic cience nd Technology (AET 206) tudy on LT clibrtion method of 2-port wveguide DUT Wenqing Luo, Anyong Hu, Ki Liu nd Xi Chen chool of Electronics nd Informtion

More information

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type) ICs for Cssette, Cssette Deck ANN, ANN Puse Detection s of Rdio Cssette, Cssette Deck Overview The ANN nd the ANN re the puse detection integrted circuits which select the progrm on the cssette tpe. In

More information

Compared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator.

Compared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator. Compred to genertors DC MOTORS Prepred by Engr. JP Timol Reference: Electricl nd Electronic Principles nd Technology The construction of d.c. motor is the sme s d.c. genertor. the generted e.m.f. is less

More information

(1) Non-linear system

(1) Non-linear system Liner vs. non-liner systems in impednce mesurements I INTRODUCTION Electrochemicl Impednce Spectroscopy (EIS) is n interesting tool devoted to the study of liner systems. However, electrochemicl systems

More information

Algorithms for Memory Hierarchies Lecture 14

Algorithms for Memory Hierarchies Lecture 14 Algorithms for emory Hierrchies Lecture 4 Lecturer: Nodri Sitchinv Scribe: ichel Hmnn Prllelism nd Cche Obliviousness The combintion of prllelism nd cche obliviousness is n ongoing topic of reserch, in

More information

MEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR

MEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR Electricity Electronics Bipolr Trnsistors MEASURE THE HARATERISTI URVES RELEVANT TO AN NPN TRANSISTOR Mesure the input chrcteristic, i.e. the bse current IB s function of the bse emitter voltge UBE. Mesure

More information

Analog computation of wavelet transform coefficients in real-time Moreira-Tamayo, O.; Pineda de Gyvez, J.

Analog computation of wavelet transform coefficients in real-time Moreira-Tamayo, O.; Pineda de Gyvez, J. Anlog computtion of wvelet trnsform coefficients in rel-time Moreir-Tmyo, O.; Pined de Gyvez, J. Published in: IEEE Trnsctions on Circuits nd Systems. I, Fundmentl Theory nd Applictions DOI: 0.09/8.558443

More information

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES Romn V. Tyshchuk Informtion Systems Deprtment, AMI corportion, Donetsk, Ukrine E-mil: rt_science@hotmil.com 1 INTRODUCTION During the considertion

More information

Soft switched DC-DC PWM Converters

Soft switched DC-DC PWM Converters Soft switched DC-DC PWM Converters Mr.M. Prthp Rju (), Dr. A. Jy Lkshmi () Abstrct This pper presents n upgrded soft switching technique- zero current trnsition (ZCT), which gives better turn off chrcteristics

More information

Section 16.3 Double Integrals over General Regions

Section 16.3 Double Integrals over General Regions Section 6.3 Double Integrls over Generl egions Not ever region is rectngle In the lst two sections we considered the problem of integrting function of two vribles over rectngle. This sitution however is

More information

April 9, 2000 DIS chapter 10 CHAPTER 3 : INTEGRATED PROCESSOR-LEVEL ARCHITECTURES FOR REAL-TIME DIGITAL SIGNAL PROCESSING

April 9, 2000 DIS chapter 10 CHAPTER 3 : INTEGRATED PROCESSOR-LEVEL ARCHITECTURES FOR REAL-TIME DIGITAL SIGNAL PROCESSING April 9, 2000 DIS chpter 0 CHAPTE 3 : INTEGATED POCESSO-LEVEL ACHITECTUES FO EAL-TIME DIGITAL SIGNAL POCESSING April 9, 2000 DIS chpter 3.. INTODUCTION The purpose of this chpter is twofold. Firstly, bsic

More information

Application of Wavelet De-noising in Vibration Torque Measurement

Application of Wavelet De-noising in Vibration Torque Measurement IJCSI Interntionl Journl of Computer Science Issues, Vol. 9, Issue 5, No 3, September 01 www.ijcsi.org 9 Appliction of Wvelet De-noising in Vibrtion orque Mesurement Ho Zho 1 1 Jixing University, Jixing,

More information

MULTILEVEL INVERTER TOPOLOGIES USING FLIPFLOPS

MULTILEVEL INVERTER TOPOLOGIES USING FLIPFLOPS MULTILVL INVRTR TOPOLOGIS USING FLIPFLOPS C.R.BALAMURUGAN S.SIVASANKARI Aruni ngineering College, Tiruvnnmli. Indi crblin010@gmil.com, sivyokesh1890@gmil.com S.P.NATARAJAN Annmli University, Chidmbrm,

More information

The Discussion of this exercise covers the following points:

The Discussion of this exercise covers the following points: Exercise 4 Bttery Chrging Methods EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the different chrging methods nd chrge-control techniques commonly used when chrging Ni-MI

More information

High Speed On-Chip Interconnects: Trade offs in Passive Termination

High Speed On-Chip Interconnects: Trade offs in Passive Termination High Speed On-Chip Interconnects: Trde offs in Pssive Termintion Rj Prihr University of Rochester, NY, USA prihr@ece.rochester.edu Abstrct In this pper, severl pssive termintion schemes for high speed

More information

Direct AC Generation from Solar Cell Arrays

Direct AC Generation from Solar Cell Arrays Missouri University of Science nd Technology Scholrs' Mine UMR-MEC Conference 1975 Direct AC Genertion from Solr Cell Arrys Fernndo L. Alvrdo Follow this nd dditionl works t: http://scholrsmine.mst.edu/umr-mec

More information

Joanna Towler, Roading Engineer, Professional Services, NZTA National Office Dave Bates, Operations Manager, NZTA National Office

Joanna Towler, Roading Engineer, Professional Services, NZTA National Office Dave Bates, Operations Manager, NZTA National Office . TECHNICA MEMOANDM To Cc repred By Endorsed By NZTA Network Mngement Consultnts nd Contrctors NZTA egionl Opertions Mngers nd Are Mngers Dve Btes, Opertions Mnger, NZTA Ntionl Office Jonn Towler, oding

More information

Passive and Active Hybrid Integrated EMI Filters

Passive and Active Hybrid Integrated EMI Filters Pssive nd Active Hybrid Integrted EMI Filters J. Biel, A. Wirthmueller, R. Wespe, M.. Heldwein, J. W. Kolr Power Electronic Systems bortory Swiss Federl Institute of Technology Zurich, Switzerlnd Emil:

More information

Modeling of Inverter Fed Five Phase Induction Motor using V/f Control Technique

Modeling of Inverter Fed Five Phase Induction Motor using V/f Control Technique Interntionl Journl of Current Engineering nd Technology E-ISSN 2277 4106, P-ISSN 2347 161 201INPRESSCO, All Rights Reserved Avilble t http://inpressco.com/ctegory/ijcet Reserch Article Modeling of Inverter

More information

THE present trends in the development of integrated circuits

THE present trends in the development of integrated circuits On-chip Prmetric Test of -2 Ldder Digitl-to-Anlog Converter nd Its Efficiency Dniel Arbet, Vier Stopjková, Jurj Brenkuš, nd Gábor Gyepes Abstrct This pper dels with the investigtion of the fult detection

More information

First Round Solutions Grades 4, 5, and 6

First Round Solutions Grades 4, 5, and 6 First Round Solutions Grdes 4, 5, nd 1) There re four bsic rectngles not mde up of smller ones There re three more rectngles mde up of two smller ones ech, two rectngles mde up of three smller ones ech,

More information

Design and Development of 8-Bits Fast Multiplier for Low Power Applications

Design and Development of 8-Bits Fast Multiplier for Low Power Applications IACSIT Interntionl Journl of Engineering nd Technology, Vol. 4, No. 6, Decemer 22 Design nd Development of 8-Bits Fst Multiplier for Low Power Applictions Vsudev G. nd Rjendr Hegdi, Memer, IACSIT proportionl

More information

Lecture 16: Four Quadrant operation of DC Drive (or) TYPE E Four Quadrant chopper Fed Drive: Operation

Lecture 16: Four Quadrant operation of DC Drive (or) TYPE E Four Quadrant chopper Fed Drive: Operation Lecture 16: Four Qudrnt opertion of DC Drive (or) TYPE E Four Qudrnt chopper Fed Drive: Opertion The rmture current I is either positive or negtive (flow in to or wy from rmture) the rmture voltge is lso

More information

Section 2.2 PWM converter driven DC motor drives

Section 2.2 PWM converter driven DC motor drives Section 2.2 PWM converter driven DC motor drives 2.2.1 Introduction Controlled power supply for electric drives re obtined mostly by converting the mins AC supply. Power electronic converter circuits employing

More information

Section Thyristor converter driven DC motor drive

Section Thyristor converter driven DC motor drive Section.3 - Thyristor converter driven DC motor drive.3.1 Introduction Controllble AC-DC converters using thyristors re perhps the most efficient nd most robust power converters for use in DC motor drives.

More information

Development and application of a patent-based design around. process

Development and application of a patent-based design around. process Authors: Yeh-Ling Hsu, Po-Er Hsu, Yung-Chieh Hung, Y-Dn Xio (--4); recommended: Yeh-Ling Hsu (-6-9). Note: his pper is presented t the st Interntionl Conference on Systemtic Innovtion, Hsinchu, iwn, Jnury.

More information

CSI-SF: Estimating Wireless Channel State Using CSI Sampling & Fusion

CSI-SF: Estimating Wireless Channel State Using CSI Sampling & Fusion CSI-SF: Estimting Wireless Chnnel Stte Using CSI Smpling & Fusion Riccrdo Crepldi, Jeongkeun Lee, Rul Etkin, Sung-Ju Lee, Robin Krvets University of Illinois t Urbn-Chmpign Hewlett-Pckrd Lbortories Emil:{rcrepl,rhk}@illinoisedu,

More information

Dynamic Power Quality Compensator with an Adaptive Shunt Hybrid Filter

Dynamic Power Quality Compensator with an Adaptive Shunt Hybrid Filter Interntionl Journl of Electronics nd Drive System (IJPEDS) Vol. 4, No. 4, December 2014, pp. 508~516 ISSN: 2088-8694 508 Dynmic Qulity Compenstor with n dptive Shunt Hybrid Filter Sindhu M R, Mnjul G Nir,

More information

High-speed Simulation of the GPRS Link Layer

High-speed Simulation of the GPRS Link Layer 989 High-speed Simultion of the GPRS Link Lyer J Gozlvez nd J Dunlop Deprtment of Electronic nd Electricl Engineering, University of Strthclyde 204 George St, Glsgow G-lXW, Scotlnd Tel: +44 4 548 206,

More information

Implementation of Different Architectures of Forward 4x4 Integer DCT For H.264/AVC Encoder

Implementation of Different Architectures of Forward 4x4 Integer DCT For H.264/AVC Encoder Implementtion of Different Architectures of Forwrd 4x4 Integer DCT For H.64/AVC Encoder Bunji Antoinette Ringnyu, Ali Tngel, Emre Krulut 3 Koceli University, Institute of Science nd Technology, Koceli,

More information

Three-Phase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator)

Three-Phase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator) Three-Phse Synchronous Mchines The synchronous mchine cn be used to operte s: 1. Synchronous motors 2. Synchronous genertors (Alterntor) Synchronous genertor is lso referred to s lterntor since it genertes

More information

Research on Local Mean Decomposition Algorithms in Harmonic and Voltage Flicker Detection of Microgrid

Research on Local Mean Decomposition Algorithms in Harmonic and Voltage Flicker Detection of Microgrid Sensors & Trnsducers 23 by IFSA http://www.sensorsportl.com Reserch on Locl Men Decomposition Algorithms in Hrmonic nd Voltge Flicer Detection of Microgrid Wensi CAO, Linfei LIU School of Electric Power,

More information

Investigation of Ground Frequency Characteristics

Investigation of Ground Frequency Characteristics Journl of Electromgnetic Anlysis nd Applictions, 03, 5, 3-37 http://dx.doi.org/0.436/jem.03.58050 Published Online August 03 (http://www.scirp.org/journl/jem) Mohmed Nyel Electricl Engineering Deprtment,

More information

MOS Transistors. Silicon Lattice

MOS Transistors. Silicon Lattice rin n Width W chnnel p-type (doped) sustrte MO Trnsistors n Gte Length L O 2 (insultor) ource Conductor (poly) rin rin Gte nmo trnsistor Gte ource pmo trnsistor licon sustrte doped with impurities dding

More information

Control and Implementation of a New Modular Matrix Converter

Control and Implementation of a New Modular Matrix Converter 1 ontrol nd Implementtion of New Modulr Mtrix onverter S. ngkititrkul nd R. W. Erickson olordo Power Electronics enter University of olordo, oulder oulder, O 839425, US ngkitis@colordo.edu bstrct Implementtion

More information

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12 9//2 Sequentil (2) ENGG5 st Semester, 22 Dr. Hden So Deprtment of Electricl nd Electronic Engineering http://www.eee.hku.hk/~engg5 Snchronous vs Asnchronous Sequentil Circuit This Course snchronous Sequentil

More information

Performance Comparison of Sliding Mode Control and Conventional PI Controller for Speed Control of Separately Excited Direct Current Motors

Performance Comparison of Sliding Mode Control and Conventional PI Controller for Speed Control of Separately Excited Direct Current Motors Journl of Science nd Technology Vol. 13, No. 2 Engineering nd Computer Sciences (ECS) Performnce Comprison of Sliding Mode Control nd Conventionl PI Controller for Speed Control of Seprtely Excited Direct

More information

System-Wide Harmonic Mitigation in a Diesel Electric Ship by Model Predictive Control

System-Wide Harmonic Mitigation in a Diesel Electric Ship by Model Predictive Control IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS System-Wide Hrmonic Mitigtion in Diesel Electric Ship by Model Predictive Control Espen Skjong, Jon Are Suul, Member, IEEE, Atle Rygg, Tor Arne Johnsen, Senior

More information

CVM-B100 CVM-B150. Power analyzers for panel

CVM-B100 CVM-B150. Power analyzers for panel Power nlyzers CVM-150 Power nlyzers for pnel Description The nd CVM-150 units re pnel mounted three-phse power nlyzers (dimensions: x nd 144x144 mm, respectively). oth offer 4-qudrnt mesurement (consumption

More information

Products no longer available

Products no longer available echnicl dt sheet otry ctutor F2-P(-O) ultifunctionl rotry ctutor with emergency control for 2 nd 3 wy control bll vlve orque Nm Nominl voltge C/DC 2 V Control: odulting DC... V or vrible Position feedbck

More information

Example. Check that the Jacobian of the transformation to spherical coordinates is

Example. Check that the Jacobian of the transformation to spherical coordinates is lss, given on Feb 3, 2, for Mth 3, Winter 2 Recll tht the fctor which ppers in chnge of vrible formul when integrting is the Jcobin, which is the determinnt of mtrix of first order prtil derivtives. Exmple.

More information

Dual-Fuzzy MPPT in Photovoltaic-DC Analysis for Dual-load Operation with SEPIC Converter

Dual-Fuzzy MPPT in Photovoltaic-DC Analysis for Dual-load Operation with SEPIC Converter TANASELAN RAMALU et l: DUAL-FUZZY MPPT IN PHOTOVOLTAIC- ANALYSIS FOR DUAL-LOAD Dul-Fuzzy MPPT in Photovoltic- Anlysis for Dul-lod Opertion with SEPIC Converter Tnseln Rmlu,* Mohd Amrn Mohd Rdzi Muhmmd

More information

Design of FPGA-Based Rapid Prototype Spectral Subtraction for Hands-free Speech Applications

Design of FPGA-Based Rapid Prototype Spectral Subtraction for Hands-free Speech Applications Design of FPGA-Bsed Rpid Prototype Spectrl Subtrction for Hnds-free Speech Applictions Sryut Amornwongpeeti *, Nobutk Ono *, nd Mongkol Ekpnypong * Principles of Informtics Reserch Division, Ntionl Institute

More information

Multi-beam antennas in a broadband wireless access system

Multi-beam antennas in a broadband wireless access system Multi-em ntenns in rodnd wireless ccess system Ulrik Engström, Mrtin Johnsson, nders Derneryd nd jörn Johnnisson ntenn Reserch Center Ericsson Reserch Ericsson SE-4 84 Mölndl Sweden E-mil: ulrik.engstrom@ericsson.com,

More information

Domination and Independence on Square Chessboard

Domination and Independence on Square Chessboard Engineering nd Technology Journl Vol. 5, Prt, No. 1, 017 A.A. Omrn Deprtment of Mthemtics, College of Eduction for Pure Science, University of bylon, bylon, Irq pure.hmed.omrn@uobby lon.edu.iq Domintion

More information

Redundancy Data Elimination Scheme Based on Stitching Technique in Image Senor Networks

Redundancy Data Elimination Scheme Based on Stitching Technique in Image Senor Networks Sensors & Trnsducers 204 by IFSA Publishing, S. L. http://www.sensorsportl.com Redundncy Dt Elimintion Scheme Bsed on Stitching Technique in Imge Senor Networks hunling Tng hongqing Technology nd Business

More information

Engineering: Elec 3509 Electronics II Instructor: Prof. Calvin Plett,

Engineering: Elec 3509 Electronics II Instructor: Prof. Calvin Plett, Engineering: Elec 3509 Electronics II Instructor: Prof. Clvin Plett, emil cp@doe.crleton.c Objective: To study the principles, design nd nlysis of nlog electronic circuits. Description: In this course,

More information

Comparison of High Power Non-Isolated Multilevel DC-DC Converters for Medium-Voltage Battery Storage Applications

Comparison of High Power Non-Isolated Multilevel DC-DC Converters for Medium-Voltage Battery Storage Applications Comprison of High Power NonIsolted Multilevel DCDC Converters for MediumVoltge Bttery Storge Applictions M. Stojdinovic nd J. Biel Lbortory for High Power Electronic Systems ETH Zurich, Physikstrsse 3,

More information

Study on Application of a Human-Robot Collaborative System Using Hand-Guiding in a Production Line

Study on Application of a Human-Robot Collaborative System Using Hand-Guiding in a Production Line Study on Appliction of Humn-Robot Collbortive System Using Hnd-Guiding in Production Line FUJII Msku : Mnger, Control & Communiction Technology Deprment, Products Development Center, Corporte Reserch &

More information

Logic Design of Elementary Functional Operators in Quaternary Algebra

Logic Design of Elementary Functional Operators in Quaternary Algebra Interntionl Journl of Computer Theory nd Engineering, Vol. 8, No. 3, June 206 Logic Design of Elementry unctionl Opertors in Quternry Alger Asif iyz, Srh Nhr Chowdhury, nd Khndkr Mohmmd Ishtik Astrct Multivlued

More information