A low noise amplifier with improved linearity and high gain

Size: px
Start display at page:

Download "A low noise amplifier with improved linearity and high gain"

Transcription

1 International Journal of Electronics and Computer Science Engineering 1188 Available Online at ISSN A low noise amplifier with improved linearity and high gain Ram Kumar, Jitendra Mishra Dept. of ECE NIT Sichar Silchar, Assam, India 1- ramkumar.purnea@gmail.com, 2- jeetu.er@gmail.com Abstract - In this paper presents a optimization of linearity of low noise amplifier by using post linearization techniques. in this technique we have used diode connected mosfet as IMD sinker also used interstage matching for gain enhancement and reducing the effect of nonlinearity in common gate stage of cascode amplifier, this has done by using UMC.18um CMOS Technology in cadence tool. We got gain 14dB, noise figure 2.1dB, IIP3 3.19dBm with power supply of 1.8v, and power consumption is 10.8mw. Keywords: Cascode amplifiers, post linearization, current source, interstage matching. 1. INTRODUCTION Low noise amplifiers (LNAs) are widely used in wireless communications. They can be found in almost all RF and microwave receivers in commercial applications. Linearity, power, noise, and gain are important design issues in the LNA design for modern wireless receivers. Since the LNA is the first block in the receiver chain, it must be sufficiently linear to suppress interference and maintain high sensitivity. To improve the linearity of the cascode LNA, several linearization methods have been proposed. To suppress the nonlinearity of the amplifier, the third-order derivative coefficient has to be close to zero. The optimum gate biasing technique was reported, and it showed that a FET can be linearized by biasing at a gate-to-source voltage (VGS) at which the third-order derivative of its dc transfer characteristic is zero. The major drawback of this technique is that the transistor has to be biased at the sweet spot, therefore, Limiting the transconductance of the input stage leading to reduced gain and increased NF. The multiple gated transistors (MGTR) technique[8-9] which falls under the category of feed forward, uses two transistors connected in parallel and biased in weak and strong inversion region, respectively. The auxiliary transistor generates a positive third-order derivative of the dc transfer characteristic (gm3) to cancel the negative gm3 generated by the main transistor. This results in increased linearity with wide DC operating range. However, the penalty of using this method is that the weak inversion transistor connected to the input degrades the NF of the LNA. Moreover, the bias circuit of each sub-amplifier circuit is independent, and constantly consumes DC power. To overcome these drawbacks, we present a novel post-linearization technique for the cascode CMOS LNA with the concept of IMD sinking. In the proposed method, the IMD3 can be partially canceled by the additional folded diode with a parallel RC circuit. 2. DESIGN OF CMOS LNA Conventionally, in designing the CMOS cascode LNA, the common-gate (CG) stage is assumed as an ideal current buffer which delivers the drain current of the CS stage to the output load. Accordingly, the linearity of the cascode amplifier has been considered to be mainly determined by the nonlinearity of the CS stage. Therefore, most of the previous works to improve the linearity of CMOS LNAs have focused on improving the linearity of the CS stage. However, as the operating frequency and the gain increase, the CG stage limits the linearity of the cascode amplifier. Though the nonlinearity of the CG amplifier has been analyzed. The analyses do not clearly reveal the role of CG stage in the cascode LNA, because the works mainly aimed at the linearization of the CG LNA used separately. The complete schematic of the 5.5 GHz LNA is shown in Figure 2.1, where Lg, Ls, and Ld are all implemented with on-chip spiral inductors. Lg is gate inductor and it is used for tuned out the effect of input capacitance and Ls is source degeneration inductor is used for input match and Ld is drain inductor provide output resonance with output capacitance and also play an important role to achieving high gain. The method employed here is inductive source degeneration. Cascoding transistor M2 issued to reduce the interaction of the tuned output with the tuned input, and to reduce the effect of the gate-drain capacitance Cgd of M1.the inductor Lc is used for interstage matching. At first, the sizes of the main CS FET and cg are selected considering the noise and bias current. The inductors Lg and Ls are chosen to provide the desired input resistance. M 3, R 1 and R 2 form a bias circuit. Transistor M 3 essentially forms a current mirror with M 1, here its width is a small fraction of the width of M 1 in order to minimize the power overhead of the bias circuit. The current mirror helps in temperature-stabilization of the circuit. The value of R 2 is adjusted to fix the operating point..cin and Cout are DC blocking capacitors. The load resistor Rd is tuned to manage the tradeoff between gain, output matching, and power

2 A low noise amplifier with improved linearity and high gain 1189 dissipation of LNA. In the schematic design the calculated width of M1 is 250um, and M2 is 170um and M3 is 25um, value of Ld is 1.7nH, supply voltage is 1.8V. 2.1 MATCHING NETWORK REALIZATION Matching network is important here because it allows maximum power transfer to occur from first stage to second. Signal-tonoise ratio will be improved simultaneously due to an increase in the signal level. The output reactance of common source mosfet and the input impedance of the common gate mosfet is- Figure 2.1: capacitive. Based on impedance matching theory, in order to maximize power transfer from M1 to M2. the input impedance of M2 should have a value equal to the complex conjugate of output impedance of M1. The inter-stage matching network can be realized by inserting a series inductor between M1 and M2.This series inductor Lc, together with the shunted c and composes of a match network which will give a good impedance matching between two MOSFETs and suppress signals of undesirable frequency as well as. 2.2 PROPOSED LNA CIRCUIT Figure 2.1: LNA 3. CONCEPT OF LINEARIZATION METHOD Due to the finite output impedance, the impedance increases and the nonlinear currents leak through the parasitic capacitance at the interstage node,which also appears at the output of the CG stage. This phenomenon is getting severe as the operating frequency and the load impedance increase. This explains why the CS linearized cascode LNAs have difficulties to achieve the high gain and high

3 IJECSE,Volume2, Number 4 Ram Kumar and Jitendra Mishra 1190 linearity simultaneously. However, the parasitic capacitances of degrades gain, linearity, and NF at high frequency Inserting inductor partially compensates this degradation. Thus, the proposed linearization technique is implemented on the cascode LNA. The inductor and the parasitic capacitances at the drain of and at the source of form a broadband network. Proper choice of cancels the capacitive effects. Under this condition, nonlinearity from can be neglected leaving as the dominant source of nonlinearity. The diode connected transistor M1a linearizes as follows. First, model the drain currents of M1 and M1a as = (1) (2) (3) Where b1-b3 are in general frequency dependent and can be extracted from simulation [1]. In practice, the network cancels the effects of and at the frequency of interest. Since the currents at the drain node v2 of M1 have to satisfy the KCL equations, yielding the output current i2 = (4) Note that in the post distortion method, both the main and auxiliary transistors operate in saturation with the g1,2,3 same polarity. Hence, partially cancels the linear term as well.besides, the dc nonlinearity coefficients cannot capture memory effects in the transistors. To address these issues, the newly extracted Volterra coefficients are introduced. The output current ix can be re expressed as follows: +, +,, Where the extracted Volterra coefficients of g1; HB, g2; HB, and g3;hb are defined as the ratio of the ac current to the ac gate-tosource voltage at each output frequency. The subscripts HB indicate the coefficients are derived using Harmonic Balance (HB) simulation. It is observed that the proposed linearization technique can introduce the degree of freedom g2; Ma, HB and g3; Ma, HB, which partially cancels the second-order and third-order distortion terms. Though M1a partially cancels the linear term as well, it does not appreciably degrade the gain/nf because its bias is much less than that of M1. Thus, the proposed technique uses the diode Ma and resistor R to decide the magnitude and phase of second- and third-order nonlinearity contribution to IM3 product. To generate the ia, and choose the appropriate size of the diode and resistor for linearity optimization. The size of Ra affects the magnitude and phase of the composite second- and third-order nonlinearity contribution. Effects of the linearization technique on noise figure, The noise contribution from M1a is proportional to its transconductance(i.e gma) which is much smaller than gm1.thus,m1a does not significantly affect the noise figure (5) 5. EXPERIMENTAL RESULTS AND DISCUSSION The LNA under this study was simulated with a standard 0.18 um mixed-signal/rf CMOS technology provided by the UMC. The proposed LNAs consume only 10.8mW DC power With a supply voltage of 1.8 V. TABLE 1: Result Table S11 S12 S21 S22 NF IIP3 Power consumption -27dB -35dB 14dB -12dB 2.1dB 3.19dBm 10.8mw

4 A low noise amplifier with improved linearity and high gain 1191 Figure 4.1: S11 Figure 4.2: S12 Figure 4.3: S21

5 IJECSE,Volume2, Number 4 Ram Kumar and Jitendra Mishra 1192 Figure 4.4: S22 Figure 4.5: NF Figure 4.6: IIP3 5. CONCLUSION Based on the proposed linearization technique, a fully integrated 5.5 GHz CMOS LNA for high linearity applications has been demonstrated. The measured results of LNA with linearization circuit shows that it can improve linearity performance with small gain loss, noise figure and current consumption penalty and after simulation we got gain 14 db. NF 2.1dB, IIP3 3.19dBm and power consumption is 10.8mw. References [1]. X. Fan, E. Sánchez-Sinencio, and J. Silva-Martinez, A 3 GHz 10 GHz common gate ultrawideband low noise amplifier, in Proc. IEEE Midwest Symp. Circuits and Systems, Aug. 2005, pp [2]. T.-S. Kim and B.-S. Kim, Post-linearization of cascode CMOS LNA using folded PMOS IMD sinker, IEEE Microw. Wireless Comp. Lett., vol. 16, no. 4, pp , Apr [3]. N. Kim, V. Aparin, K. Barnett, and C. Persico, A cellular-band CDMA CMOS LNA linearized using active post-distortion, IEEE J.Solid-State Circuits, vol. 41, no. 7, pp , Jul [4]. H. Zhang, X. Fan, and E. Sánchez-Sinencio, A low-power, linearized,ultra-wideband LNA design technique, IEEE J. Solid-State Circuits, vol. 44, no. 2, pp , Feb [5]. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, U.K.: Cambridge Univ. Press, [6]. S. Ganesan, E. Sánchez-Sinencio, and J. Silva-Martinez, A highly linear low noise amplifier, IEEE Trans. Microw. Theory Tech., vol. 54, no. 12, pp , Dec [7]. B. Razavi, RF Microelectronics. Prentice Hall, [8]. B. Kim, J.-S. Ko, and K. Lee, A new linearization technique for MOSFET RF amplifier using multiple gated transistors, IEEE Microwave and Guided Wave Letters, vol. 10, pp , Sept [9]. T. W. Kim, B. Kim, and K. Lee, Highly linear RF CMOS amplifier and mixer adopting MOSFET transconductance linearization by multiple gated transistors, IEEE Radio Frequency Integrated Circuits Symposium, pp , June 2003.

6 A low noise amplifier with improved linearity and high gain 1193 [10]. X. Fan, H. Zhang, and E. Sánchez-Sinencio, A noise reduction and linearity improvement technique for a differential cascode LNA, IEEEJ. Solid-State Circuits, vol. 43, no. 3, pp , Mar [11]. Zhang, C., D. Huang, and D. Lou, \Optimization of cascade CMOS low noise amplifier using interstage matching network,"proc. Electron. Devices and Solid State Circuit Conf., ,Dec [12]. Heng Zhang, Student Member, IEEE, and Edgar Sánchez-Sinencio, Life Fellow, IEEE linearization techniques for low noise amplifier:a tutorial. [13]. C.-P. Chang, W.-C. Chien, C.-C. Su, and Y.-H. Wang Linearity improvement of cascade cmos lna using a diode connected nmos transistor with parallel rc ckt.

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology Ch. Anandini 1, Ram Kumar 2, F. A. Talukdar 3 1,2,3 Department of Electronics & Communication Engineering,

More information

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT Progress In Electromagnetics Research C, Vol. 17, 29 38, 2010 LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT C.-P. Chang, W.-C. Chien, C.-C.

More information

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Mahdi Parvizi a), and Abdolreza Nabavi b) Microelectronics Laboratory, Tarbiat Modares University, Tehran

More information

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS -3GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS Hyohyun Nam and Jung-Dong Park a Division of Electronics and Electrical Engineering, Dongguk University, Seoul E-mail

More information

Design technique of broadband CMOS LNA for DC 11 GHz SDR

Design technique of broadband CMOS LNA for DC 11 GHz SDR Design technique of broadband CMOS LNA for DC 11 GHz SDR Anh Tuan Phan a) and Ronan Farrell Institute of Microelectronics and Wireless Systems, National University of Ireland Maynooth, Maynooth,Co. Kildare,

More information

Post-Linearization of Differential CMOS Low Noise Amplifier Using Cross-Coupled FETs

Post-Linearization of Differential CMOS Low Noise Amplifier Using Cross-Coupled FETs JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.8, NO.4, DECEMBER, 008 83 Post-Linearization of Differential CMOS Low Noise Amplifier Using Cross-Coupled FETs Tae-Sung Kim*, Seong-Kyun Kim*, Jin-Sung

More information

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data

More information

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004 Designing a 960 MHz CMOS LNA and Mixer using ADS EE 5390 RFIC Design Michelle Montoya Alfredo Perez April 15, 2004 The University of Texas at El Paso Dr Tim S. Yao ABSTRACT Two circuits satisfying the

More information

A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology

A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology International Journal of Electronic and Electrical Engineering. ISSN 0974-2174, Volume 7, Number 3 (2014), pp. 207-212 International Research Publication House http://www.irphouse.com A 2.4-Ghz Differential

More information

A CMOS GHz UWB LNA Employing Modified Derivative Superposition Method

A CMOS GHz UWB LNA Employing Modified Derivative Superposition Method Circuits and Systems, 03, 4, 33-37 http://dx.doi.org/0.436/cs.03.43044 Published Online July 03 (http://www.scirp.org/journal/cs) A 3. - 0.6 GHz UWB LNA Employing Modified Derivative Superposition Method

More information

Linearity Enhancement of Folded Cascode LNA for Narrow Band Receiver

Linearity Enhancement of Folded Cascode LNA for Narrow Band Receiver Linearity Enhancement of Folded Cascode LNA for Narrow Band Receiver K.Parimala 1, K.Raju 2 P.G. Student, Department of ECE, GPREC (Autonomous), Kurnool, A.P, India 1 Assistant Professor, Department of

More information

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh Abstract A 5GHz low power consumption LNA has been designed here for the receiver front end using 90nm CMOS technology.

More information

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS 46 CHAPTER 3 CMOS LOW NOISE AMPLIFIERS 3.1 INTRODUCTION The Low Noise Amplifier (LNA) plays an important role in the receiver design. LNA serves as the first block in the RF receiver. It is a critical

More information

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM Progress In Electromagnetics Research C, Vol. 9, 25 34, 2009 DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM S.-K. Wong and F. Kung Faculty of Engineering Multimedia University

More information

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November -, 6 5 A 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in.8µ

More information

DESIGN OF LOW POWER CMOS LOW NOISE AMPLIFIER USING CURRENT REUSE METHOD-A REVIEW

DESIGN OF LOW POWER CMOS LOW NOISE AMPLIFIER USING CURRENT REUSE METHOD-A REVIEW DESIGN OF LOW POWER CMOS LOW NOISE AMPLIFIER USING CURRENT REUSE METHOD-A REVIEW Hardik Sathwara 1, Kehul Shah 2 1 PG Scholar, 2 Associate Professor, Department of E&C, SPCE, Visnagar, Gujarat, (India)

More information

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell 1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature

More information

Performance Analysis of Narrowband and Wideband LNA s for Bluetooth and IR-UWB

Performance Analysis of Narrowband and Wideband LNA s for Bluetooth and IR-UWB IJSRD International Journal for Scientific Research & Development Vol., Issue 03, 014 ISSN (online): 310613 Performance Analysis of Narrowband and Wideband s for Bluetooth and IRUWB Abhishek Kumar Singh

More information

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE Topology Comparison and Design of Low Noise Amplifier for Enhanced Gain Arul Thilagavathi M. PG Student, Department of ECE, Dr. Sivanthi Aditanar College

More information

Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier

Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier Jaehyuk Yoon* (corresponding author) School of Electronic Engineering, College of Information Technology,

More information

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation 2017 International Conference on Electronic, Control, Automation and Mechanical Engineering (ECAME 2017) ISBN: 978-1-60595-523-0 A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement

More information

A Volterra Series Approach for the Design of Low-Voltage CG-CS Active Baluns

A Volterra Series Approach for the Design of Low-Voltage CG-CS Active Baluns A Volterra Series Approach for the Design of Low-Voltage CG-CS Active Baluns Shan He and Carlos E. Saavedra Gigahertz Integrated Circuits Group Department of Electrical and Computer Engineering Queen s

More information

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Marvin Onabajo Assistant Professor Analog and Mixed-Signal Integrated Circuits (AMSIC) Research Laboratory Dept.

More information

A 5.2GHz RF Front-End

A 5.2GHz RF Front-End University of Michigan, EECS 522 Final Project, Winter 2011 Natekar, Vasudevan and Viswanath 1 A 5.2GHz RF Front-End Neel Natekar, Vasudha Vasudevan, and Anupam Viswanath, University of Michigan, Ann Arbor.

More information

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design 2016 International Conference on Information Technology Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design Shasanka Sekhar Rout Department of Electronics & Telecommunication

More information

Designing a fully integrated low noise Tunable-Q Active Inductor for RF applications

Designing a fully integrated low noise Tunable-Q Active Inductor for RF applications Designing a fully integrated low noise Tunable-Q Active Inductor for RF applications M. Ikram Malek, Suman Saini National Institute of technology, Kurukshetra Kurukshetra, India Abstract Many architectures

More information

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design By VIKRAM JAYARAM, B.Tech Signal Processing and Communication Group & UMESH UTHAMAN, B.E Nanomil FINAL PROJECT Presented to Dr.Tim S Yao of Department

More information

Transconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach

Transconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach 770 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE 2002 Transconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach Anand Veeravalli, Student Member,

More information

CMOS Design of Wideband Inductor-Less LNA

CMOS Design of Wideband Inductor-Less LNA IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 8, Issue 3, Ver. I (May.-June. 2018), PP 25-30 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org CMOS Design of Wideband Inductor-Less

More information

Broadband CMOS LNA Design and Performance Evaluation

Broadband CMOS LNA Design and Performance Evaluation International Journal of Computer Sciences and Engineering Open Access Research Paper Vol.-1(1) E-ISSN: 2347-2693 Broadband CMOS LNA Design and Performance Evaluation Mayank B. Thacker *1, Shrikant S.

More information

Design and simulation of Parallel circuit class E Power amplifier

Design and simulation of Parallel circuit class E Power amplifier International Journal of scientific research and management (IJSRM) Volume 3 Issue 7 Pages 3270-3274 2015 \ Website: www.ijsrm.in ISSN (e): 2321-3418 Design and simulation of Parallel circuit class E Power

More information

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver Arvin R. Shahani, Derek K. Shaeffer, Thomas H. Lee Stanford University, Stanford, CA At submicron channel lengths, CMOS is

More information

Design of a Low Noise Amplifier using 0.18µm CMOS technology

Design of a Low Noise Amplifier using 0.18µm CMOS technology The International Journal Of Engineering And Science (IJES) Volume 4 Issue 6 Pages PP.11-16 June - 2015 ISSN (e): 2319 1813 ISSN (p): 2319 1805 Design of a Low Noise Amplifier using 0.18µm CMOS technology

More information

Fully integrated CMOS transmitter design considerations

Fully integrated CMOS transmitter design considerations Semiconductor Technology Fully integrated CMOS transmitter design considerations Traditionally, multiple IC chips are needed to build transmitters (Tx) used in wireless communications. The difficulty with

More information

High Gain CMOS UWB LNA Employing Thermal Noise Cancellation

High Gain CMOS UWB LNA Employing Thermal Noise Cancellation ICUWB 2009 (September 9-11, 2009) High Gain CMOS UWB LNA Employing Thermal Noise Cancellation Mehdi Forouzanfar and Sasan Naseh Electrical Engineering Group, Engineering Department, Ferdowsi University

More information

Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications

Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications Rekha 1, Rajesh Kumar 2, Dr. Raj Kumar 3 M.R.K.I.E.T., REWARI ABSTRACT This paper presents the simulation and

More information

Int. J. Electron. Commun. (AEU)

Int. J. Electron. Commun. (AEU) Int. J. Electron. Commun. (AEÜ) 64 (2010) 978 -- 982 Contents lists available at ScienceDirect Int. J. Electron. Commun. (AEU) journal homepage: www.elsevier.de/aeue LETTER Linearization technique using

More information

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier 852 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 7, JULY 2002 A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier Ryuichi Fujimoto, Member, IEEE, Kenji Kojima, and Shoji Otaka Abstract A 7-GHz low-noise amplifier

More information

High Gain Low Noise Amplifier Design Using Active Feedback

High Gain Low Noise Amplifier Design Using Active Feedback Chapter 6 High Gain Low Noise Amplifier Design Using Active Feedback In the previous two chapters, we have used passive feedback such as capacitor and inductor as feedback. This chapter deals with the

More information

A Compact GHz Ultra-Wideband Low-Noise Amplifier in 0.13-m CMOS Po-Yu Chang and Shawn S. H. Hsu, Member, IEEE

A Compact GHz Ultra-Wideband Low-Noise Amplifier in 0.13-m CMOS Po-Yu Chang and Shawn S. H. Hsu, Member, IEEE IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 58, NO. 10, OCTOBER 2010 2575 A Compact 0.1 14-GHz Ultra-Wideband Low-Noise Amplifier in 0.13-m CMOS Po-Yu Chang and Shawn S. H. Hsu, Member,

More information

2005 IEEE. Reprinted with permission.

2005 IEEE. Reprinted with permission. P. Sivonen, A. Vilander, and A. Pärssinen, Cancellation of second-order intermodulation distortion and enhancement of IIP2 in common-source and commonemitter RF transconductors, IEEE Transactions on Circuits

More information

A 3.5 GHz Low Noise, High Gain Narrow Band Differential Low Noise Amplifier Design for Wi-MAX Applications

A 3.5 GHz Low Noise, High Gain Narrow Band Differential Low Noise Amplifier Design for Wi-MAX Applications International Journal of Electronics Engineering Research. ISSN 0975-6450 Volume 9, Number 4 (2017) pp. 505-516 Research India Publications http://www.ripublication.com A 3.5 GHz Low Noise, High Gain Narrow

More information

International Journal of Pure and Applied Mathematics

International Journal of Pure and Applied Mathematics Volume 118 No. 0 018, 4187-4194 ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu A 5- GHz CMOS Low Noise Amplifier with High gain and Low power using Pre-distortion technique A.Vidhya

More information

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended

More information

2.Circuits Design 2.1 Proposed balun LNA topology

2.Circuits Design 2.1 Proposed balun LNA topology 3rd International Conference on Multimedia Technology(ICMT 013) Design of 500MHz Wideband RF Front-end Zhengqing Liu, Zhiqun Li + Institute of RF- & OE-ICs, Southeast University, Nanjing, 10096; School

More information

Noise Analysis for low-voltage low-power CMOS RF low noise amplifier. Mai M. Goda, Mohammed K. Salama, Ahmed M. Soliman

Noise Analysis for low-voltage low-power CMOS RF low noise amplifier. Mai M. Goda, Mohammed K. Salama, Ahmed M. Soliman International Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-205 ISSN 2229-558 536 Noise Analysis for low-voltage low-power CMOS RF low noise amplifier Mai M. Goda, Mohammed K.

More information

CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz

CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz By : Dhruvang Darji 46610334 Transistor integrated Circuit A Dual-Band Receiver implemented with a weaver architecture with two frequency stages operating

More information

Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer

Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer Australian Journal of Basic and Applied Sciences, 5(12): 2595-2599, 2011 ISSN 1991-8178 Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer 1 Alishir Moradikordalivand, 2 Sepideh Ebrahimi

More information

A 2.4 GHZ CMOS LNA INPUT MATCHING DESIGN USING RESISTIVE FEEDBACK TOPOLOGY IN 0.13µm TECHNOLOGY

A 2.4 GHZ CMOS LNA INPUT MATCHING DESIGN USING RESISTIVE FEEDBACK TOPOLOGY IN 0.13µm TECHNOLOGY IJET: International Journal of esearch in Engineering and Technology eissn: 39-63 pissn: 3-7308 A.4 GHZ CMOS NA INPUT MATCHING DESIGN USING ESISTIVE FEEDBACK TOPOOGY IN 0.3µm TECHNOOGY M.amanaeddy, N.S

More information

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 11.9 A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN Jongchan Kang 1, Ali Hajimiri 2, Bumman Kim 1 1 Pohang University of Science

More information

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M. Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.

More information

A GHz High Gain LNA for Broadband Applications.

A GHz High Gain LNA for Broadband Applications. IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. II (Nov -Dec. 2015), PP 74-80 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org A 2.4-6.0 GHz High Gain LNA for

More information

Performance Comparison of RF CMOS Low Noise Amplifiers in 0.18-µm technology scale

Performance Comparison of RF CMOS Low Noise Amplifiers in 0.18-µm technology scale Performance Comparison of RF CMOS Low Noise Amplifiers in 0.18-µm technology scale M.Sumathi* 1, S.Malarvizhi 2 *1 Research Scholar, Sathyabama University, Chennai -119,Tamilnadu sumagopi206@gmail.com

More information

Implementation of Current Reuse Structure in LNAUsing 90nm VLSI Technology for ISM Radio Frequency System

Implementation of Current Reuse Structure in LNAUsing 90nm VLSI Technology for ISM Radio Frequency System Implementation of Current Reuse Structure in LNAUsing 90nm VLSI Technology for ISM Radio Frequency System 1 Poonam Yadav, 2 Rajesh Mehra ME Scholar ECE Deptt. NITTTR, Chandigarh, India Associate Professor

More information

WITH THE exploding growth of the wireless communication

WITH THE exploding growth of the wireless communication IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 60, NO. 2, FEBRUARY 2012 387 0.6 3-GHz Wideband Receiver RF Front-End With a Feedforward Noise and Distortion Cancellation Resistive-Feedback

More information

Design and Implementation of a 1-5 GHz UWB Low Noise Amplifier in 0.18 um CMOS

Design and Implementation of a 1-5 GHz UWB Low Noise Amplifier in 0.18 um CMOS Downloaded from vbn.aau.dk on: marts 20, 2019 Aalborg Universitet Design and Implementation of a 1-5 GHz UWB Low Noise Amplifier in 0.18 um CMOS Shen, Ming; Tong, Tian; Mikkelsen, Jan H.; Jensen, Ole Kiel;

More information

THE rapid evolution of wireless communications has resulted

THE rapid evolution of wireless communications has resulted 368 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 2, FEBRUARY 2004 Brief Papers A 24-GHz CMOS Front-End Xiang Guan, Student Member, IEEE, and Ali Hajimiri, Member, IEEE Abstract This paper reports

More information

Performance Analysis of a Low Power Low Noise 4 13 GHz Ultra Wideband LNA

Performance Analysis of a Low Power Low Noise 4 13 GHz Ultra Wideband LNA Performance Analysis of a Low Power Low Noise 4 13 GHz Ultra Wideband LNA J.Manjula #1, Dr.S.Malarvizhi #2 # ECE Department, SRM University, Kattangulathur, Tamil Nadu, India-603203 1 jmanjulathiyagu@gmail.com

More information

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER Progress In Electromagnetics Research C, Vol. 7, 183 191, 2009 HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER A. Dorafshan and M. Soleimani Electrical Engineering Department Iran

More information

High-Linearity CMOS. RF Front-End Circuits

High-Linearity CMOS. RF Front-End Circuits High-Linearity CMOS RF Front-End Circuits Yongwang Ding Ramesh Harjani iigh-linearity CMOS tf Front-End Circuits - Springer Library of Congress Cataloging-in-Publication Data A C.I.P. Catalogue record

More information

AS THE feature size of MOSFETs continues to shrink, a

AS THE feature size of MOSFETs continues to shrink, a IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 55, NO. 7, JULY 2007 1445 Design of Ultra-Low-Voltage RF Frontends With Complementary Current-Reused Architectures Hsieh-Hung Hsieh, Student Member,

More information

ULTRA-WIDEBAND (UWB) radio has become a popular

ULTRA-WIDEBAND (UWB) radio has become a popular IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 59, NO. 9, SEPTEMBER 2011 2285 Design of Wideband LNAs Using Parallel-to-Series Resonant Matching Network Between Common-Gate and Common-Source

More information

Low Flicker Noise Current-Folded Mixer

Low Flicker Noise Current-Folded Mixer Chapter 4 Low Flicker Noise Current-Folded Mixer The chapter presents a current-folded mixer achieving low 1/f noise for low power direct conversion receivers. Section 4.1 introduces the necessity of low

More information

Evaluating and Optimizing Tradeoffs in CMOS RFIC Upconversion Mixer Design. by Dr. Stephen Long University of California, Santa Barbara

Evaluating and Optimizing Tradeoffs in CMOS RFIC Upconversion Mixer Design. by Dr. Stephen Long University of California, Santa Barbara Evaluating and Optimizing Tradeoffs in CMOS RFIC Upconversion Mixer Design by Dr. Stephen Long University of California, Santa Barbara It is not easy to design an RFIC mixer. Different, sometimes conflicting,

More information

A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE

A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE Progress In Electromagnetics Research C, Vol. 16, 161 169, 2010 A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE J.-Y. Li, W.-J. Lin, and M.-P. Houng Department

More information

An up-conversion TV receiver front-end with noise canceling body-driven pmos common gate LNA and LC-loaded passive mixer

An up-conversion TV receiver front-end with noise canceling body-driven pmos common gate LNA and LC-loaded passive mixer LETTER IEICE Electronics Express, Vol.14, No.9, 1 11 An up-conversion TV receiver front-end with noise canceling body-driven pmos common gate LNA and LC-loaded passive mixer Donggu Im 1 and Ilku Nam 2a)

More information

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS International Journal of Electrical and Electronics Engineering Research Vol.1, Issue 1 (2011) 41-56 TJPRC Pvt. Ltd., DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS M.

More information

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design Chapter 6 Case Study: 2.4-GHz Direct Conversion Receiver The chapter presents a 0.25-µm CMOS receiver front-end designed for 2.4-GHz direct conversion RF transceiver and demonstrates the necessity and

More information

A 3 TO 5GHZ COMMON SOURCE LOW NOISE AMPLIFIER USING 180NM CMOS TECHNOLOGY FOR WIRELESS SYSTEMS

A 3 TO 5GHZ COMMON SOURCE LOW NOISE AMPLIFIER USING 180NM CMOS TECHNOLOGY FOR WIRELESS SYSTEMS International Journal of Computer Engineering and Applications, Volume V, Issue III, March 14 www.ijcea.com ISSN 2321-3469 A 3 TO 5GHZ COMMON SOURCE LOW NOISE AMPLIFIER USING 180NM CMOS TECHNOLOGY FOR

More information

Co-design Approach of RMSA with CMOS LNA for Millimeter Wave Applications

Co-design Approach of RMSA with CMOS LNA for Millimeter Wave Applications International Journal of Electronic and Electrical Engineering. ISSN 0974-2174, Volume 7, Number 3 (2014), pp. 307-312 International Research Publication House http://www.irphouse.com Co-design Approach

More information

A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer

A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer , pp.94-98 http://dx.doi.org/1.14257/astl.216.135.24 A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer Mi-young Lee 1 1 Dept. of Electronic Eng., Hannam University, Ojeong

More information

Cascode Current Mirror for a Variable Gain Stage in a 1.8 GHz Low Noise Amplifier (LNA)

Cascode Current Mirror for a Variable Gain Stage in a 1.8 GHz Low Noise Amplifier (LNA) Cascode Current Mirror for a Variable Gain Stage in a 1.8 GHz Low Noise Amplifier (LNA) 47 Cascode Current Mirror for a Variable Gain Stage in a 1.8 GHz Low Noise Amplifier (LNA) Lini Lee 1, Roslina Mohd

More information

Atypical op amp consists of a differential input stage,

Atypical op amp consists of a differential input stage, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents

More information

Volume 3, Number 1, 2017 Pages Jordan Journal of Electrical Engineering ISSN (Print): , ISSN (Online):

Volume 3, Number 1, 2017 Pages Jordan Journal of Electrical Engineering ISSN (Print): , ISSN (Online): JJEE Volume 3, Number 1, 2017 Pages 65-74 Jordan Journal of Electrical Engineering ISSN (Print): 2409-9600, ISSN (Online): 2409-9619 A High-Gain Low Noise Amplifier for RFID Front-Ends Reader Zaid Albataineh

More information

CMOS LNA Design for Ultra Wide Band - Review

CMOS LNA Design for Ultra Wide Band - Review International Journal of Innovation and Scientific Research ISSN 235-804 Vol. No. 2 Nov. 204, pp. 356-362 204 Innovative Space of Scientific Research Journals http://www.ijisr.issr-journals.org/ CMOS LNA

More information

760 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE A 0.8-dB NF ESD-Protected 9-mW CMOS LNA Operating at 1.23 GHz

760 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE A 0.8-dB NF ESD-Protected 9-mW CMOS LNA Operating at 1.23 GHz 760 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE 2002 Brief Papers A 0.8-dB NF ESD-Protected 9-mW CMOS LNA Operating at 1.23 GHz Paul Leroux, Johan Janssens, and Michiel Steyaert, Senior

More information

Index Terms NSGA-II rule, LNA, noise figure, power gain.

Index Terms NSGA-II rule, LNA, noise figure, power gain. Pages 63-68 Cosmos Impact Factor (Germany): 5.195 Received: 02.02.2018 Published : 28.02.2018 Analog Low Noise Amplifier Circuit Design and Optimization Sathyanarayana, R.Siva Kumar. M, Kalpana.S Dhanalakshmi

More information

A 2 GHz 20 dbm IIP3 Low-Power CMOS LNA with Modified DS Linearization Technique

A 2 GHz 20 dbm IIP3 Low-Power CMOS LNA with Modified DS Linearization Technique JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.4.443 ISSN(Online) 2233-4866 A 2 GHz 20 dbm IIP3 Low-Power CMOS

More information

LOW POWER CMOS LNA FOR MULTI-STANDARD WIRELESS APPLICATIONS Vaithianathan.V 1, Dr.Raja.J 2, Kalimuthu.Y 3

LOW POWER CMOS LNA FOR MULTI-STANDARD WIRELESS APPLICATIONS Vaithianathan.V 1, Dr.Raja.J 2, Kalimuthu.Y 3 Research Article LOW POWER CMOS LNA FOR MULTI-STANDARD WIRELESS APPLICATIONS Vaithianathan.V 1, Dr.Raja.J 2, Kalimuthu.Y 3 Address for Correspondence 1,3 Department of ECE, SSN College of Engineering 2

More information

Jurnal Teknologi PERFORMANCE ANALYSIS OF INDUCTIVELY DEGENERATED CMOS LNA. Full Paper

Jurnal Teknologi PERFORMANCE ANALYSIS OF INDUCTIVELY DEGENERATED CMOS LNA. Full Paper Jurnal Teknologi PERFORMANCE ANALYSIS OF INDUCTIVELY DEGENERATED CMOS LNA Maizan Muhamad a,b*, Norhayati Soin a, Harikrishnan Ramiah a, Norlaili Mohd Noh c a Faculty of Electri. Eng, Universiti Teknologi

More information

POSTECH Activities on CMOS based Linear Power Amplifiers

POSTECH Activities on CMOS based Linear Power Amplifiers 1 POSTECH Activities on CMOS based Linear Power Amplifiers Jan. 16. 2006 Bumman Kim, & Jongchan Kang MMIC Laboratory Department of EE, POSTECH Presentation Outline 2 Motivation Basic Design Approach CMOS

More information

THE rapid growth of portable wireless communication

THE rapid growth of portable wireless communication 1166 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 8, AUGUST 1997 A Class AB Monolithic Mixer for 900-MHz Applications Keng Leong Fong, Christopher Dennis Hull, and Robert G. Meyer, Fellow, IEEE Abstract

More information

High linear low noise amplifier based on self- biasing multiple gated transistors

High linear low noise amplifier based on self- biasing multiple gated transistors High linear low noise amplifier based on self- biasing multiple gated transistors A. Abbasi, N Sulaiman, Rozita Teymourzadeh To cite this version: A. Abbasi, N Sulaiman, Rozita Teymourzadeh. High linear

More information

Low Noise Amplifier Design

Low Noise Amplifier Design THE UNIVERSITY OF TEXAS AT DALLAS DEPARTMENT OF ELECTRICAL ENGINEERING EERF 6330 RF Integrated Circuit Design (Spring 2016) Final Project Report on Low Noise Amplifier Design Submitted To: Dr. Kenneth

More information

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible A Forward-Body-Bias Tuned 450MHz Gm-C 3 rd -Order Low-Pass Filter in 28nm UTBB FD-SOI with >1dBVp IIP3 over a 0.7-to-1V Supply Joeri Lechevallier 1,2, Remko Struiksma 1, Hani Sherry 2, Andreia Cathelin

More information

Analysis of Low Noise Amplifier

Analysis of Low Noise Amplifier International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 8, Number 1 (2015), pp. 29-33 International Research Publication House http://www.irphouse.com Analysis of Low

More information

Microelectronics Journal

Microelectronics Journal Microelectronics Journal 44 (2013) 821-826 Contents lists available at ScienceDirect Microelectronics Journal journal homepage: www.elsevier.com/locate/mejo Design of low power CMOS ultra wide band low

More information

DISTRIBUTED amplification is a popular technique for

DISTRIBUTED amplification is a popular technique for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 5, MAY 2011 259 Compact Transformer-Based Distributed Amplifier for UWB Systems Aliakbar Ghadiri, Student Member, IEEE, and Kambiz

More information

NEW WIRELESS applications are emerging where

NEW WIRELESS applications are emerging where IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,

More information

An 8mA, 3.8dB NF, 40dB Gain CMOS Front-End for GPS Applications

An 8mA, 3.8dB NF, 40dB Gain CMOS Front-End for GPS Applications An 8mA, 3.8dB NF, 40dB Gain CMOS Front-End for GPS Applications F. Svelto S. Deantoni, G. Montagna R. Castello Dipartimento di Ingegneria Studio di Microelettronica Dipartimento di Elettronica Università

More information

Dual-band LNA Design for Wireless LAN Applications. 2.4 GHz LNA 5 GHz LNA Min Typ Max Min Typ Max

Dual-band LNA Design for Wireless LAN Applications. 2.4 GHz LNA 5 GHz LNA Min Typ Max Min Typ Max Dual-band LNA Design for Wireless LAN Applications White Paper By: Zulfa Hasan-Abrar, Yut H. Chow Introduction Highly integrated, cost-effective RF circuitry is becoming more and more essential to the

More information

IN RECENT years, low-dropout linear regulators (LDOs) are

IN RECENT years, low-dropout linear regulators (LDOs) are IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 9, SEPTEMBER 2005 563 Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators

More information

RF Integrated Circuits

RF Integrated Circuits Introduction and Motivation RF Integrated Circuits The recent explosion in the radio frequency (RF) and wireless market has caught the semiconductor industry by surprise. The increasing demand for affordable

More information

WITH mobile communication technologies, such as longterm

WITH mobile communication technologies, such as longterm IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 63, NO. 6, JUNE 206 533 A Two-Stage Broadband Fully Integrated CMOS Linear Power Amplifier for LTE Applications Kihyun Kim, Jaeyong Ko,

More information

Design of Low Noise Amplifier Using Feedback and Balanced Technique for WLAN Application

Design of Low Noise Amplifier Using Feedback and Balanced Technique for WLAN Application Available online at www.sciencedirect.com Procedia Engineering 53 ( 2013 ) 323 331 Malaysian Technical Universities Conference on Engineering & Technology 2012, MUCET 2012 Part 1- Electronic and Electrical

More information

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4 33.4 A Dual-Channel Direct-Conversion CMOS Receiver for Mobile Multimedia Broadcasting Vincenzo Peluso, Yang Xu, Peter Gazzerro, Yiwu Tang, Li Liu, Zhenbiao Li, Wei Xiong, Charles Persico Qualcomm, San

More information

Simulation of GaAs phemt Ultra-Wideband Low Noise Amplifier using Cascaded, Balanced and Feedback Amplifier Techniques

Simulation of GaAs phemt Ultra-Wideband Low Noise Amplifier using Cascaded, Balanced and Feedback Amplifier Techniques 2011 International Conference on Circuits, System and Simulation IPCSIT vol.7 (2011) (2011) IACSIT Press, Singapore Simulation of GaAs phemt Ultra-Wideband Low Noise Amplifier using Cascaded, Balanced

More information

Design and optimization of a 2.4 GHz RF front-end with an on-chip balun

Design and optimization of a 2.4 GHz RF front-end with an on-chip balun Vol. 32, No. 9 Journal of Semiconductors September 2011 Design and optimization of a 2.4 GHz RF front-end with an on-chip balun Xu Hua( 徐化 ) 1;, Wang Lei( 王磊 ) 2, Shi Yin( 石寅 ) 1, and Dai Fa Foster( 代伐

More information

2862 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 57, NO. 12, DECEMBER /$ IEEE

2862 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 57, NO. 12, DECEMBER /$ IEEE 2862 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 57, NO. 12, DECEMBER 2009 CMOS Distributed Amplifiers With Extended Flat Bandwidth and Improved Input Matching Using Gate Line With Coupled

More information

Systematic Approach for Designing Ultra Wide Band Power Amplifier

Systematic Approach for Designing Ultra Wide Band Power Amplifier www.ccsenet.org/mas Modern Applied Science Vol. 6, No. 5; May 0 Systematic Approach for Designing Ultra Wide Band Power Amplifier Yadollah Rezazadeh, Parviz Amiri & Maryam Baghban Kondori Electrical and

More information