Accurate Timing and Power Characterization of Static Single-Track Full-Buffers
|
|
- Eugene Gordon
- 5 years ago
- Views:
Transcription
1 Accurate Timing and Power Characterization of Static Single-Track Full-Buffers By Rahul Rithe Department of Electronics & Electrical Communication Engineering Indian Institute of Technology Kharagpur, India Guidance Dr. Peter Beerel Ming Hsieh Department of Electrical Engineering University of Southern California, Los Angeles, CA 90089
2 Index Sr. No. Title Page No. 1 Abstract 3 2 Introduction 3 3 Background 1. Static Single-Track Full-Buffer 2. Characterizing Delay and Power 4 Modeling SSTFB 5 5 Asynchronous ASIC Design Flow 6 6 Characterization Flow 1. Input Slew and Load Capacitance 2. Input Waveforms 3. Measuring Power 4. Library Generation 7 Validation Results 9 8 Conclusion 12 9 References
3 Abstract For main stream acceptance of asynchronous circuits, a mature EDA tool flow is necessary that leverages off commercially available tools for synchronous circuits. A characterization methodology that supports back-annotated power and timing for highperformance asynchronous circuits based on the static single-track full-buffer template is presented here. The model takes into account the effects of input slew rate and output loading and is represented in a commercial library format. Experimental results show that back-annotated post P&R simulations using this library lead to less than 7.1 % error compared to detailed spice-level simulations that require orders of magnitude longer run-times. Introduction Driven by overwhelming design-time constraints, standard-cell based synchronous design styles supported by mature CAD design tools and a largely automated flow dominate the ASSP and ASIC market places. As device feature sizes shrink and process variability increases, however, the reliance on a global clock becomes increasingly difficult, yielding far-from-optimal solutions. Because standard-cell designs use very conservative circuit families and are often over-designed to accommodate worst-case variations, the performance and power gap between full-custom and standard-cell designs continuously widens. Recent research demonstrates that it is possible to narrow this gap using conventional standard-cell techniques with asynchronous cell libraries. Asynchronous design has begun to demonstrate its advantages in the commercial marketplace. However, the development and characterization of asynchronous libraries is still an emerging area of research. In general, the challenges of characterizing asynchronous cells comes from their more general circuit structure that may include internal combinational loops, bi-directional pins, and mutual exclusion rules on dual-rail or 1-of-N inputs. These input constraints and general structures do not conform to the standard latch or flip-flop templates supported by commercial library characterization tools. Consequently, library characterization has been a limiting factor for otherwise promising asynchronous design styles that rely on more general circuit structures. In particular, these challenges are epitomized in the proposed next generation STFB circuit family called static single-track full buffers (SSTFB) [1][3][4]. This work addresses these challenges by demonstrating an effective timing and power characterization flow for these cells. In particular, the decomposition of SSTFB cell behavior into a set of timing arcs that can be understood by commercial place-and-route and back-annotation tools is described here. It then describes a novel methodology and tool kit to automatically characterize the timing and power consumption of all timing arcs using the commercially supported Liberty file (.lib) format. 3
4 Background 1. Static Single-Track Full-Buffer Fig.1 shows the circuit diagram of a Static STFB dual rail buffer. Fig.1: Static STFB dual rail buffer circuit When there is no token in the right channel (R) (R is low meaning the channel is empty), the Right environment enables the domino logic to process a new token. When the next token arrives at the left channel (L goes high) it is processed by lowering the state signal S, which creates an output token on the right channel (R goes high) and causes A to assert, removing the token from the left channel via reset NMOS transistors. The presence of the output token on the right channel restores the state signal and deactivating the NMOS transistor at the bottom of the N-stack thus disabling the stage from firing while the output channel is busy. After the sender drives the line high, the receiver is responsible for actively keeping the line high (via the input keepers) until it wants to drive it low. Similarly, after the receiver drives the line low, the sender is responsible for actively keeping the line low until it wants to drive it high (via the output keepers). The line is always statically driven and no fight with staticizers exists. This hand-off technique enables the hold circuitry to be sized to a suitable strength creating a tradeoff between performance/power/area and robustness to noise. The inverters in the hold circuitry can be also be skewed such that they turn on early creating an overlap between the driving and hold logic. This overlap avoids the channel wire being in a tri-state condition thus making the circuit family more robust to noise. The overlap also helps ensure that the channel wires are always driven close to the power supplies further increasing noise margins [4]. The local cycle time of the static STFB template is 6 transitions and its forward latency of 2 transitions. It is called a full-buffer because each buffer stage can hold one token. The template is very flexible and can be expanded to implement different functionalities by enabling multiple 1ofN input channels, arbitrary NMOS pull down logic and multiple 1ofN output channels [1][3][4]. 4
5 2. Characterizing Delay and Power Both Delay and Power consumption are characterized and stored in a library file. For both delay and output slope, 2D tables that depend on input slope and output load are used to capture the delay of each timing arc of interest. For power, both static and dynamic sources of power are characterized. Dynamic power is made up of internal power and switching power. The former is dissipated by the cell in the absence of a load capacitance and the latter is the component that is dissipated while charging/discharging a load capacitance. Dynamic power is measured per timing arc (as with delay). Static dissipation is due to leakage currents through `OFF transistors and can be significant when the circuit is in the idle state (there is no switching activity). It has four principle sources: reverse-biased junction leakage current, gate induced drain leakage, gate direct-tunneling leakage and subthreshold (weak inversion) leakage. For 180nm, gate leakage is about 0.1% of total static power and subthreshold leakage dominates. The other two components are much smaller and thus generally ignored. With the above simplification, leakage power can be computed as the product of supply voltage and the subthreshold leakage current. Unlike delay and dynamic power, leakage power is typically represented as a single value per cell. Modeling SSTFB To model the performance of the SSTFB cells, a set of timing arcs are identified that capture the behavior of the SSTFB cell. The causality between the timing arcs is formalized in a timed marked graph. As an example, the marked graph shown in Fig. 2 illustrates the marked graph model of a buffer cell in which the specific data rails have been abstracted. Notice that the dashed edges represent the behavior of the environment whereas the solid edges refer to the behavior of the cell. The + symbol is used to indicate a rising transition, - for a falling transition, 0Z for a low to tri-state transition, 1Z for a high to tri-state transition, Z0 for a tri-state to low transition and Z1 for a tri-state to high transition. The behavior illustrated can be explained into two cases. Fig.2: Marked Graph model of a SSTFB buffer Case 1: The right channels are free and a token arrives at the left channel. This new token is processed by lowering the state signal S. This corresponds to the timing arc L + S -. As S goes low it will create a token on the right channel R and causes the SCD to assert the signal A. These are the timing arcs S - R + and S - A +. The reset block is activated 5
6 as A goes high and removes the token from the left channel L (A + L - ). Simultaneously, the domino logic precharges, causing S+ which tri-states the right channel, i.e., S+ is equivalent to R 1Z. The SCD now de-asserts A that results in the timing arc S + A - which tri-states the left channel L, which tri-states the left channel, i.e., is equivalent to L 0Z. The right channel R is eventually reset by the right environment enabling the processing of a new token and completing a cycle. Case 2: The right channel R is busy and a token arrives at the left channel L. In this case the token at L will have to wait for R to be free. The triggering event in this case is R being reset by the right environment. This introduces another timing arc R - S - in addition to the timing arcs described in case 1. Asynchronous ASIC Design Flow For each SSTFB cell needed we created four library views: functional views contains the behavioral description of the cell in Verilog HDL, schematic views contains the transistor level implementation of the cell, layout view containing detailed GDSII data, an abstract view to support placement and routing in LEF format, and finally its symbol. Using this library, a largely conventional standard-cell ASIC back-end design flow using conventional place and route tools can be used to create the layout, as illustrated in Fig. 3. We use Hspice to perform analog transistor-level simulations to verify both correctness and measure performance. Characterization Flow Fig. 3: Asynchronous ASIC Design Flow The industry standard Liberty format supports several delay models to characterize delay. We chose the non-linear delay because it provides a reasonable tradeoff between accuracy and complexity. This delay model uses lookup tables indexed by input slew and/or load capacitance. The selection of input slew and load capacitance indices and 6
7 creating real-world input waveforms directly impacts the accuracy of the characterization. In addition, it is necessary to measure the correct supply currents to accurately characterize internal power. Unlike synchronous standard cells, for which commercial library characterization tools are available, the effort has to be implemented from scratch and semi-automated. 1. Input Slew and Load Capacitance Delay behaves non-linearly and non-monotonically with input slew. The design usage space should be bounded by carefully selecting the minimum and maximum input slew and load capacitance values to minimize delay calculation error due to interpolation and extrapolation. The output load index must be based on the cell drive strength. The tables should have enough points for both input slew and output load index selections so as to cover non-linear or non-monotonic regions. In the proposed flow, the minimum load capacitance was zero and the maximum was calculated such that the cell operated within pre-determined voltage swing levels. The input slew values were computed for each cell in the library based on the selected load capacitance values. The load capacitance on internal pins is fixed. Consequently timing arcs from input pins to the S and A pins need only be modeled as a 1D table (1x6) based on the input slew. However, arcs from the state pins S to the output pins R are modeled as a 2D table (6x6) based on both slew on S and output load. 2. Input Waveforms The output load model can be simplified by assuming a lumped capacitance. For the input driver, however, the traditional use of a ramped linear waveform is not desirable as it can by itself contribute to 5-10% delay error. Commercial library characterization tools use one of two approaches to generate real-world input waveforms: the pre-driver method or a pre-driver generated real non-linear waveform. A buffer is often recommended for use as the pre-driver cell as shown in Fig. 4(a). Fig. 4(a): Test Setup for Synchronous Circuits Fig. 4(b): Test Setup for Asynchronous Circuits For asynchronous circuits, the left and right environments have to be set up that generate and consume input and output tokens to/from the circuit under test (CUT). Commonly, these environments are modeled by the cells called bitgen and bucket respectively, shown in Fig. 4(b). Thus we implicitly take care of the input waveform generation with the bitgen. The input slew is controlled by an adjustable capacitor C S and the output load is controlled by the capacitor C L. 7
8 bitgen. The input slew is controlled by an adjustable capacitor C S and the output load is controlled by the capacitor C L. 3. Measuring Power The main challenges for power characterization are partitioning the currents drawn through the supply amongst timing arcs for the dynamic component, modeling short circuit current and the effects of crosstalk. The Liberty format measures internal energy per timing arc which includes short-circuit power. Power analysis tools convert this internal energy to internal power by dividing by the system cycle time. They also add short-circuit energy and switching energy, the latter calculated as the energy required for switching the total net capacitance on the nets. The dynamic internal energy component of energy for an arc can be calculated using the following equation: (( I vdd / gnd Ileakge) Vdd) T Earc = (1) N where, I vdd/gnd is the average current measured through specific voltage sources associated with the timing arc, I leakage is the current measured when the circuit is idle, Vdd is the supply voltage, T is total simulation trace time and N is the number of tokens processed in time T. In particular, we added 0-volt voltage sources to Vdd segments to the extracted place-and-routed netlist in order to measure the currents responsible for charging internal cell nodes. We added 0-volt voltage sources to segments of Gnd to measure the shortcircuit current associated with charging output nodes (e.g., the R0/R1 nets). In general, the measured currents associated with each token value can be partitioned among the associated timing arcs that must occur for each such token processed. For cells with a single-input channel, however, we partitioned currents into one power arc for each output accessed by an arbitrarily-chosen single related pin. For cells with multiple input channels in which multiple power arcs existed for a given output, we accounted for the power of all arcs in each arc. In this case, the power analysis tool chooses one such power arc depending on the timing of the related pins. This leads to a small amount of error because we are essentially assuming the slew on all input channels is identical. 4. Library Generation Using the above concepts, the flow illustrated in Fig. 5 is used for complete timing and power characterization. Spice netlists of the cells were fed to Hspice along with autogenerated stimulus files. These stimulus files contain measure statements for delay, slew, and energy. Data is extracted from the output of Hspice which is in the.mt# file format and automatically converted to the liberty format. For ease of characterization, we sometimes assumed symmetry to estimate delays and slews of one data rail using measured data from the other rail, introducing a small amount of error due to small differences in the layout between rails. 8
9 Fig. 5: Characterization Flow Validation Results To validate the characterization of each individual cell, we tested every individual cell in an environment as shown in Fig. 6. Fig. 6: Cell Verification Environment Cadence s SoC Encounter is used to perform delay calculation for each timing arc instance in the routed netlist using the library s liberty description, recording the resulting arc delays in a standard delay format (.sdf) file. The.sdf file along with the Verilog netlist is simulated in Cadence s NC-Verilog simulator. This generates a timing-accurate Value Change Dump (.vcd) file that records the signal activity. The.vcd file is then fed back into SoC Encounter to compute simulation-based power analysis. This analysis produces an Instance Power Report enlisting the Internal power and the Switching power consumption of each of the circuit modules. The results of the simulation-based timing and power analysis are compared to golden Hspice simulations. Table 1 shows the results of this comparison for each of the individual cells. 9
10 Table 1: Comparison of results from Hspice and Encounter based flow Cell Timing (ns) Internal Power (mw) Switching Power (mw) Hspice Encounter Error Hspice Encounter Error Hspice Encounter Error Bitgen % % % Bucket % % % Buffer % % % Fork % % % Merge % % % OR % % % XOR % % % The above comparison is summarized in the form of bar graphs in Fig. 7(a), 7(b) and 7(c). Cycle Time Comparison Cycle Time (ns) Bitgen Bucket Buffer Fork Merge OR XOR Cells Hspice Encounter Fig. 7(a): Cycle Time comparison from Hspice and Encounter based flow Internal Power Comparison 1 Internal Power (mw) Bitgen Bucket Buffer Fork Merge OR XOR Hspice Encounter Cells Fig. 7(b): Internal Power comparison from Hspice and Encounter based flow 10
11 Switching Power Comparison Switching Power (mw) Bitgen Bucket Buffer Fork Merge OR XOR Cells Hspice Encounter Fig. 7(c): Switching Power Comparison from Hspice and Encounter based flow To further validate the quality of our characterization in a larger environment, we used several small fork-join non-linear pipelines with a general structure as shown in Fig. 8. Fig. 8: Structure of the fork-join non-linear pipeline Table 2 shows the performance and power dissipation as measured by Hspice and the Encounter-based flow using our prototype SSTFB library for the different fork-join pipelines. Table 2: Performance and Power comparison from Hspice and Encounter based flow No. of Buffers in Performance (GHz) Power (mw) Long - Short Path Hspice Encounter Error Hspice Encounter Error % % % % % % % % % % % % % % % % The above comparison is summarized in the plots in Fig. 9(a) and 9(b). 11
12 Performance Comparison Pow er Comparison Performance (GHz) Power (mw) No. of Buffers in the Short Path No. of Buffers in the Short Path Hspice Encounter Hspice Encounter Fig. 9(a): Performance Comparison for the Fork-join pipelines Fig. 9(b): Power Comparison for the Fork-join pipelines The performance plot shows an interesting counter-intuitive result that maximum throughput is achieved when the short and long paths of the fork-join structure are somewhat unbalanced, i.e., the short path has 4 buffers while the long path has 8 buffers. This fact can be attributed to the free-slack associated with the buffers that are faster than the FORK and JOIN cells. More balanced fork-join pipelines are slightly slower due to increased wire delay and consume more energy. The experimental results show a maximum error between the encounter estimated and Hspice golden numbers of 7.1%. We believe much of this error can be attributed to the limited slew propagation during SDF generation due to the loops and bi-directional pins in the SSTFB.lib model. Conclusion A fully characterized asynchronous library not only supports back-annotated simulationbased power and timing analysis. It also enables timing driven place and route, performance and power driven synthesis and ECO flows. Moreover, characterized asynchronous libraries are a necessary pre-cursor to extending STA-based timing sign-off to these designs. This work demonstrates the issues, feasibility, and potential accuracy associated with characterizing static STFB circuits. This is quite promising because the SSTFB circuits have among the most complex timing relationships of the many different proposed asynchronous design styles and have promising characteristics for application in lowpower high-performance SoC interconnects. 12
13 References [1] P. Golani, G. D. Dimou, M. Prakash, P. A. Beerel. Design of a High-Speed Asynchronous Turbo Decoder, ASYNC 2007, March, [2] M. Ferretti and P.A. Beerel. High Performance Asynchronous Design Using Single- Track Full-Buffer Standard Cells, IEEE Journal of Solid-State Circuits, Vol. 41, No. 6, pp , June [3] M. Ferretti and P. A. Beerel. Single-Track Asynchronous Pipeline Templates using 1- of-n Encoding, DATE'02, March, [4] P. Golani and P. A. Beerel. High Speed Noise Robust Asynchronous Circuits, Proc. of ISVLSI, March [5] P. Golani and P. A. Beerel. Back-Annotation in High-Speed Asynchronous Design. Journal of Low Power Electronics 2, (2006). 13
UNIT-II LOW POWER VLSI DESIGN APPROACHES
UNIT-II LOW POWER VLSI DESIGN APPROACHES Low power Design through Voltage Scaling: The switching power dissipation in CMOS digital integrated circuits is a strong function of the power supply voltage.
More informationUNIT-III POWER ESTIMATION AND ANALYSIS
UNIT-III POWER ESTIMATION AND ANALYSIS In VLSI design implementation simulation software operating at various levels of design abstraction. In general simulation at a lower-level design abstraction offers
More informationAN EFFICIENT APPROACH TO MINIMIZE POWER AND AREA IN CARRY SELECT ADDER USING BINARY TO EXCESS ONE CONVERTER
AN EFFICIENT APPROACH TO MINIMIZE POWER AND AREA IN CARRY SELECT ADDER USING BINARY TO EXCESS ONE CONVERTER K. RAMAMOORTHY 1 T. CHELLADURAI 2 V. MANIKANDAN 3 1 Department of Electronics and Communication
More informationDomino Static Gates Final Design Report
Domino Static Gates Final Design Report Krishna Santhanam bstract Static circuit gates are the standard circuit devices used to build the major parts of digital circuits. Dynamic gates, such as domino
More informationDepartment of Electrical and Computer Systems Engineering
Department of Electrical and Computer Systems Engineering Technical Report MECSE-31-2005 Asynchronous Self Timed Processing: Improving Performance and Design Practicality D. Browne and L. Kleeman Asynchronous
More informationGeared Oscillator Project Final Design Review. Nick Edwards Richard Wright
Geared Oscillator Project Final Design Review Nick Edwards Richard Wright This paper outlines the implementation and results of a variable-rate oscillating clock supply. The circuit is designed using a
More informationPreface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate
Preface to Third Edition p. xiii Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate Design p. 6 Basic Logic Functions p. 6 Implementation
More informationA Survey of the Low Power Design Techniques at the Circuit Level
A Survey of the Low Power Design Techniques at the Circuit Level Hari Krishna B Assistant Professor, Department of Electronics and Communication Engineering, Vagdevi Engineering College, Warangal, India
More informationDerivation of an Asynchronous Counter
Derivation of an Asynchronous Counter with 105ps/bit load time and early completion in 90nm CMOS Adam Megacz July 17, 2009 Abstract This draft memo describes the process by which I methodically derived
More informationPROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS
PROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS The major design challenges of ASIC design consist of microscopic issues and macroscopic issues [1]. The microscopic issues are ultra-high
More informationHigh Performance Asynchronous ASIC Back-End Design Flow Using Single-Track Full-Buffer Standard Cells
High Performance Asynchronous ASIC Back-End Design Flow Using Single-Track Full-Buffer Standard Cells Marcos Ferretti, Recep O. Ozdag, Peter A. Beerel Department of Electrical Engineering Systems University
More informationLow Power Design Methods: Design Flows and Kits
JOINT ADVANCED STUDENT SCHOOL 2011, Moscow Low Power Design Methods: Design Flows and Kits Reported by Shushanik Karapetyan Synopsys Armenia Educational Department State Engineering University of Armenia
More informationSINGLE-TRACK ASYNCHRONOUS PIPELINE TEMPLATE. Marcos Ferretti
SINGLE-TRACK ASYNCHRONOUS PIPELINE TEMPLATE by Marcos Ferretti A Dissertation Presented to the FACULTY OF THE GRADUATE SCHOOL UNIVERSITY OF SOUTHERN CALIFORNIA In Partial Fulfillment of the Requirements
More informationIC Layout Design of 4-bit Universal Shift Register using Electric VLSI Design System
IC Layout Design of 4-bit Universal Shift Register using Electric VLSI Design System 1 Raj Kumar Mistri, 2 Rahul Ranjan, 1,2 Assistant Professor, RTC Institute of Technology, Anandi, Ranchi, Jharkhand,
More informationCHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS
70 CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS A novel approach of full adder and multipliers circuits using Complementary Pass Transistor
More informationA Digital Clock Multiplier for Globally Asynchronous Locally Synchronous Designs
A Digital Clock Multiplier for Globally Asynchronous Locally Synchronous Designs Thomas Olsson, Peter Nilsson, and Mats Torkelson. Dept of Applied Electronics, Lund University. P.O. Box 118, SE-22100,
More informationQDI Fine-Grain Pipeline Templates
QDI Fine-Grain Pipeline Templates Peter. eerel University of Southern alifornia Outline synchronous Latches Fine Grain Pipelining Weak ondition Half uffer Template uffer Logic Examples Precharge Full uffer
More informationA Bottom-Up Approach to on-chip Signal Integrity
A Bottom-Up Approach to on-chip Signal Integrity Andrea Acquaviva, and Alessandro Bogliolo Information Science and Technology Institute (STI) University of Urbino 6029 Urbino, Italy acquaviva@sti.uniurb.it
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationContents 1 Introduction 2 MOS Fabrication Technology
Contents 1 Introduction... 1 1.1 Introduction... 1 1.2 Historical Background [1]... 2 1.3 Why Low Power? [2]... 7 1.4 Sources of Power Dissipations [3]... 9 1.4.1 Dynamic Power... 10 1.4.2 Static Power...
More informationSURVEY AND EVALUATION OF LOW-POWER FULL-ADDER CELLS
SURVEY ND EVLUTION OF LOW-POWER FULL-DDER CELLS hmed Sayed and Hussain l-saad Department of Electrical & Computer Engineering University of California Davis, C, U.S.. STRCT In this paper, we survey various
More informationINF3430 Clock and Synchronization
INF3430 Clock and Synchronization P.P.Chu Using VHDL Chapter 16.1-6 INF 3430 - H12 : Chapter 16.1-6 1 Outline 1. Why synchronous? 2. Clock distribution network and skew 3. Multiple-clock system 4. Meta-stability
More informationA Low-Power SRAM Design Using Quiet-Bitline Architecture
A Low-Power SRAM Design Using uiet-bitline Architecture Shin-Pao Cheng Shi-Yu Huang Electrical Engineering Department National Tsing-Hua University, Taiwan Abstract This paper presents a low-power SRAM
More informationTopic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection
NMOS Transistors in Series/Parallel Connection Topic 6 CMOS Static & Dynamic Logic Gates Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Transistors can be thought
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More informationECE 683 Project Report. Winter Professor Steven Bibyk. Team Members. Saniya Bhome. Mayank Katyal. Daniel King. Gavin Lim.
ECE 683 Project Report Winter 2006 Professor Steven Bibyk Team Members Saniya Bhome Mayank Katyal Daniel King Gavin Lim Abstract This report describes the use of Cadence software to simulate logic circuits
More informationNovel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis
Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis N. Banerjee, A. Raychowdhury, S. Bhunia, H. Mahmoodi, and K. Roy School of Electrical and Computer Engineering, Purdue University,
More informationEE E6930 Advanced Digital Integrated Circuits. Spring, 2002 Lecture 7. Clocked and self-resetting logic I
EE E6930 Advanced Digital Integrated Circuits Spring, 2002 Lecture 7. Clocked and self-resetting logic I References CBF, Chapter 8 DP, Section 4.3.3.1-4.3.3.4 Bernstein, High-speed CMOS design styles,
More informationISSN:
1391 DESIGN OF 9 BIT SAR ADC USING HIGH SPEED AND HIGH RESOLUTION OPEN LOOP CMOS COMPARATOR IN 180NM TECHNOLOGY WITH R-2R DAC TOPOLOGY AKHIL A 1, SUNIL JACOB 2 1 M.Tech Student, 2 Associate Professor,
More information12 BIT ACCUMULATOR FOR DDS
12 BIT ACCUMULATOR FOR DDS ECE547 Final Report Aravind Reghu Spring, 2006 1 CONTENTS 1 Introduction 6 1.1 Project Overview 6 1.1.1 How it Works 6 1.2 Objective 8 2 Circuit Design 9 2.1 Design Objective
More informationLow-Power Digital CMOS Design: A Survey
Low-Power Digital CMOS Design: A Survey Krister Landernäs June 4, 2005 Department of Computer Science and Electronics, Mälardalen University Abstract The aim of this document is to provide the reader with
More informationEECS150 - Digital Design Lecture 19 CMOS Implementation Technologies. Recap and Outline
EECS150 - Digital Design Lecture 19 CMOS Implementation Technologies Oct. 31, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy
More informationLecture 10. Circuit Pitfalls
Lecture 10 Circuit Pitfalls Intel Corporation jstinson@stanford.edu 1 Overview Reading Lev Signal and Power Network Integrity Chandrakasen Chapter 7 (Logic Families) and Chapter 8 (Dynamic logic) Gronowski
More informationTotal reduction of leakage power through combined effect of Sleep stack and variable body biasing technique
Total reduction of leakage power through combined effect of Sleep and variable body biasing technique Anjana R 1, Ajay kumar somkuwar 2 Abstract Leakage power consumption has become a major concern for
More informationOn Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI
ELEN 689 606 Techniques for Layout Synthesis and Simulation in EDA Project Report On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital
More informationECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 5: Basic CMOS Inverter Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture
More informationLow Power, Area Efficient FinFET Circuit Design
Low Power, Area Efficient FinFET Circuit Design Michael C. Wang, Princeton University Abstract FinFET, which is a double-gate field effect transistor (DGFET), is more versatile than traditional single-gate
More informationLecture 4&5 CMOS Circuits
Lecture 4&5 CMOS Circuits Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese566/ Worst-Case V OL 2 3 Outline Combinational Logic (Delay Analysis) Sequential Circuits
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationLogic Families. Describes Process used to implement devices Input and output structure of the device. Four general categories.
Logic Families Characterizing Digital ICs Digital ICs characterized several ways Circuit Complexity Gives measure of number of transistors or gates Within single package Four general categories SSI - Small
More informationChapter 3 DESIGN OF ADIABATIC CIRCUIT. 3.1 Introduction
Chapter 3 DESIGN OF ADIABATIC CIRCUIT 3.1 Introduction The details of the initial experimental work carried out to understand the energy recovery adiabatic principle are presented in this section. This
More informationCHAPTER 3 NEW SLEEPY- PASS GATE
56 CHAPTER 3 NEW SLEEPY- PASS GATE 3.1 INTRODUCTION A circuit level design technique is presented in this chapter to reduce the overall leakage power in conventional CMOS cells. The new leakage po leepy-
More informationVLSI Design: Challenges and Promise
VLSI Design: Challenges and Promise An Overview Dinesh Sharma Electronic Systems, EE Department IIT Bombay, Mumbai September 11, 2015 Impact of Microelectronics Microelectronics has transformed life styles
More informationThe challenges of low power design Karen Yorav
The challenges of low power design Karen Yorav The challenges of low power design What this tutorial is NOT about: Electrical engineering CMOS technology but also not Hand waving nonsense about trends
More informationIJMIE Volume 2, Issue 3 ISSN:
IJMIE Volume 2, Issue 3 ISSN: 2249-0558 VLSI DESIGN OF LOW POWER HIGH SPEED DOMINO LOGIC Ms. Rakhi R. Agrawal* Dr. S. A. Ladhake** Abstract: Simple to implement, low cost designs in CMOS Domino logic are
More informationCPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4
CPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4 1 2 3 4 5 6 7 8 9 10 Sum 30 10 25 10 30 40 10 15 15 15 200 1. (30 points) Misc, Short questions (a) (2 points) Postponing the introduction of signals
More informationNOVEL OSCILLATORS IN SUBTHRESHOLD REGIME
NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME Neeta Pandey 1, Kirti Gupta 2, Rajeshwari Pandey 3, Rishi Pandey 4, Tanvi Mittal 5 1, 2,3,4,5 Department of Electronics and Communication Engineering, Delhi Technological
More information1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6)
CSE 493/593 Test 2 Fall 2011 Solution 1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6) Decreasing of W to make the gate slower,
More informationDESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM
DESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM 1 Mitali Agarwal, 2 Taru Tevatia 1 Research Scholar, 2 Associate Professor 1 Department of Electronics & Communication
More informationSTATIC TIMING ANALYSIS OF GASP. Prasad Joshi
STATIC TIMING ANALYSIS OF GASP by Prasad Joshi A Thesis Presented to the FACULTY OF THE USC VITERBI SCHOOL OF ENGINEERING UNIVERISTY OF SOUTHERN CALIFORNIA In Partial Fulfillment of the Requirements for
More informationImplementation of dual stack technique for reducing leakage and dynamic power
Implementation of dual stack technique for reducing leakage and dynamic power Citation: Swarna, KSV, Raju Y, David Solomon and S, Prasanna 2014, Implementation of dual stack technique for reducing leakage
More informationJust-In-Time Power Gating of GasP Circuits
Portland State University PDXScholar Dissertations and Theses Dissertations and Theses Winter 2-13-2013 Just-In-Time Power Gating of GasP Circuits Prachi Gulab Padwal Portland State University Let us know
More informationA new 6-T multiplexer based full-adder for low power and leakage current optimization
A new 6-T multiplexer based full-adder for low power and leakage current optimization G. Ramana Murthy a), C. Senthilpari, P. Velrajkumar, and T. S. Lim Faculty of Engineering and Technology, Multimedia
More informationCMOS Digital Integrated Circuits Analysis and Design
CMOS Digital Integrated Circuits Analysis and Design Chapter 8 Sequential MOS Logic Circuits 1 Introduction Combinational logic circuit Lack the capability of storing any previous events Non-regenerative
More information2 Assoc Prof, Dept of ECE, George Institute of Engineering & Technology, Markapur, AP, India,
ISSN 2319-8885 Vol.03,Issue.30 October-2014, Pages:5968-5972 www.ijsetr.com Low Power and Area-Efficient Carry Select Adder THANNEERU DHURGARAO 1, P.PRASANNA MURALI KRISHNA 2 1 PG Scholar, Dept of DECS,
More informationLeakage Power Reduction for Logic Circuits Using Variable Body Biasing Technique
Leakage Power Reduction for Logic Circuits Using Variable Body Biasing Technique Anjana R 1 and Ajay K Somkuwar 2 Assistant Professor, Department of Electronics and Communication, Dr. K.N. Modi University,
More informationSingle Switch Forward Converter
Single Switch Forward Converter This application note discusses the capabilities of PSpice A/D using an example of 48V/300W, 150 KHz offline forward converter voltage regulator module (VRM), design and
More informationPower and Energy. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
Power and Energy Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu The Chip is HOT Power consumption increases
More informationA Low-Power High-speed Pipelined Accumulator Design Using CMOS Logic for DSP Applications
International Journal of Research Studies in Computer Science and Engineering (IJRSCSE) Volume. 1, Issue 5, September 2014, PP 30-42 ISSN 2349-4840 (Print) & ISSN 2349-4859 (Online) www.arcjournals.org
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationSleepy Keeper Approach for Power Performance Tuning in VLSI Design
International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 6, Number 1 (2013), pp. 17-28 International Research Publication House http://www.irphouse.com Sleepy Keeper Approach
More informationChip Package - PC Board Co-Design: Applying a Chip Power Model in System Power Integrity Analysis
Chip Package - PC Board Co-Design: Applying a Chip Power Model in System Power Integrity Analysis Authors: Rick Brooks, Cisco, ricbrook@cisco.com Jane Lim, Cisco, honglim@cisco.com Udupi Harisharan, Cisco,
More informationEFFECTIVE CONTROLLER IN OPTIMIZED ASYNCHRONOUS LOGIC
1145 EFFETIVE ONTROLLER IN OPTIMIZED ASYNHRONOUS LOGI P.Sudha 1, P.Kavitha 2 1 Faculty, department of EE, M.A.M School of Engineering,Siruganur, Tamilnadu, India, 2 Faculty, department of EE, M.A.M School
More informationPower Spring /7/05 L11 Power 1
Power 6.884 Spring 2005 3/7/05 L11 Power 1 Lab 2 Results Pareto-Optimal Points 6.884 Spring 2005 3/7/05 L11 Power 2 Standard Projects Two basic design projects Processor variants (based on lab1&2 testrigs)
More informationAll Digital Linear Voltage Regulator for Super- to Near-Threshold Operation Wei-Chih Hsieh, Student Member, IEEE, and Wei Hwang, Life Fellow, IEEE
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 20, NO. 6, JUNE 2012 989 All Digital Linear Voltage Regulator for Super- to Near-Threshold Operation Wei-Chih Hsieh, Student Member,
More informationA Novel Low-Power Scan Design Technique Using Supply Gating
A Novel Low-Power Scan Design Technique Using Supply Gating S. Bhunia, H. Mahmoodi, S. Mukhopadhyay, D. Ghosh, and K. Roy School of Electrical and Computer Engineering, Purdue University, West Lafayette,
More informationTowards PVT-Tolerant Glitch-Free Operation in FPGAs
Towards PVT-Tolerant Glitch-Free Operation in FPGAs Safeen Huda and Jason H. Anderson ECE Department, University of Toronto, Canada 24 th ACM/SIGDA International Symposium on FPGAs February 22, 2016 Motivation
More informationEDA Challenges for Low Power Design. Anand Iyer, Cadence Design Systems
EDA Challenges for Low Power Design Anand Iyer, Cadence Design Systems Agenda Introduction ti LP techniques in detail Challenges to low power techniques Guidelines for choosing various techniques Why is
More informationIN the past few years, superconductor-based logic families
1 Synthesis Flow for Cell-Based Adiabatic Quantum-Flux-Parametron Structural Circuit Generation with HDL Backend Verification Qiuyun Xu, Christopher L. Ayala, Member, IEEE, Naoki Takeuchi, Member, IEEE,
More informationDESIGNING powerful and versatile computing systems is
560 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 5, MAY 2007 Variation-Aware Adaptive Voltage Scaling System Mohamed Elgebaly, Member, IEEE, and Manoj Sachdev, Senior
More informationDESIGN OF LOW POWER HIGH PERFORMANCE 4-16 MIXED LOGIC LINE DECODER P.Ramakrishna 1, T Shivashankar 2, S Sai Vaishnavi 3, V Gowthami 4 1
DESIGN OF LOW POWER HIGH PERFORMANCE 4-16 MIXED LOGIC LINE DECODER P.Ramakrishna 1, T Shivashankar 2, S Sai Vaishnavi 3, V Gowthami 4 1 Asst. Professsor, Anurag group of institutions 2,3,4 UG scholar,
More informationLow Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage
Low Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage Surbhi Kushwah 1, Shipra Mishra 2 1 M.Tech. VLSI Design, NITM College Gwalior M.P. India 474001 2
More informationPower Optimization of FPGA Interconnect Via Circuit and CAD Techniques
Power Optimization of FPGA Interconnect Via Circuit and CAD Techniques Safeen Huda and Jason Anderson International Symposium on Physical Design Santa Rosa, CA, April 6, 2016 1 Motivation FPGA power increasingly
More informationLow Power VLSI Circuit Synthesis: Introduction and Course Outline
Low Power VLSI Circuit Synthesis: Introduction and Course Outline Ajit Pal Professor Department of Computer Science and Engineering Indian Institute of Technology Kharagpur INDIA -721302 Agenda Why Low
More informationChapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 6 Combinational CMOS Circuit and Logic Design Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Advanced Reliable Systems (ARES) Lab. Jin-Fu Li,
More informationA Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication
A Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication Peggy B. McGee, Melinda Y. Agyekum, Moustafa M. Mohamed and Steven M. Nowick {pmcgee, melinda, mmohamed,
More informationEE 330 Lecture 44. Digital Circuits. Other Logic Styles Dynamic Logic Circuits
EE 330 Lecture 44 Digital Circuits Other Logic Styles Dynamic Logic Circuits Course Evaluation Reminder - ll Electronic http://bit.ly/isustudentevals Review from Last Time Power Dissipation in Logic Circuits
More informationNOISE has traditionally been a concern to analog designers,
1132 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 18, NO. 8, AUGUST 1999 Harmony: Static Noise Analysis of Deep Submicron Digital Integrated Circuits Kenneth L. Shepard,
More informationA Comparative Study of Π and Split R-Π Model for the CMOS Driver Receiver Pair for Low Energy On-Chip Interconnects
International Journal of Scientific and Research Publications, Volume 3, Issue 9, September 2013 1 A Comparative Study of Π and Split R-Π Model for the CMOS Driver Receiver Pair for Low Energy On-Chip
More informationUNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING SEMESTER TWO EXAMINATION 2017/2018
UNIVERSITY OF BOLTON [EES04] SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING SEMESTER TWO EXAMINATION 2017/2018 INTERMEDIATE DIGITAL ELECTRONICS AND COMMUNICATIONS MODULE NO: EEE5002
More informationTiming Verification of Sequential Domino Circuits
Timing Verification of Sequential Domino Circuits David Van Campenhout, Trevor Mudge, and Karem A. Sakallah Advanced Computer Architecture Laboratory EECS Department, University of Michigan Ann Arbor,
More informationCROSS-COUPLING capacitance and inductance have. Performance Optimization of Critical Nets Through Active Shielding
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 12, DECEMBER 2004 2417 Performance Optimization of Critical Nets Through Active Shielding Himanshu Kaul, Student Member, IEEE,
More informationDomino CMOS Implementation of Power Optimized and High Performance CLA adder
Domino CMOS Implementation of Power Optimized and High Performance CLA adder Kistipati Karthik Reddy 1, Jeeru Dinesh Reddy 2 1 PG Student, BMS College of Engineering, Bull temple Road, Bengaluru, India
More informationLecture 11 Circuits numériques (I) L'inverseur
Lecture 11 Circuits numériques (I) L'inverseur Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up 6.12 Spring 24 Lecture 11 1 1. Introduction to digital circuits:
More informationPolicy-Based RTL Design
Policy-Based RTL Design Bhanu Kapoor and Bernard Murphy bkapoor@atrenta.com Atrenta, Inc., 2001 Gateway Pl. 440W San Jose, CA 95110 Abstract achieving the desired goals. We present a new methodology to
More informationMOS CURRENT MODE LOGIC BASED PRIORITY ENCODERS
MOS CURRENT MODE LOGIC BASED PRIORITY ENCODERS Neeta Pandey 1, Kirti Gupta 2, Stuti Gupta 1, Suman Kumari 1 1 Dept. of Electronics and Communication, Delhi Technological University, New Delhi (India) 2
More informationAn Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band
More informationJack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Jack Keil Wolf Lecture Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier
ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier Objective Design, simulate and test a two-stage operational amplifier Introduction Operational amplifiers (opamp) are essential components of
More informationSeparation and Extraction of Short-Circuit Power Consumption in Digital CMOS VLSI Circuits
Separation and Extraction of Short-Circuit Power Consumption in Digital CMOS VLSI Circuits Atila Alvandpour, Per Larsson-Edefors, and Christer Svensson Div of Electronic Devices, Dept of Physics, Linköping
More informationAarthi.P, Suresh Kumar.R, Muniraj N. J. R, International Journal of Advance Research, Ideas and Innovations in Technology.
ISSN: 2454-132X Impact factor: 4.295 (Volume3, Issue6) Available online at www.ijariit.com Implementation of Pull-Up/Pull-Down Network for Energy Optimization in Full Adder Circuit P. Aarthi Assistant
More informationKeywords: VLSI; CMOS; Pass Transistor Logic (PTL); Gate Diffusion Input (GDI); Parellel In Parellel Out (PIPO); RAM. I.
Comparison and analysis of sequential circuits using different logic styles Shofia Ram 1, Rooha Razmid Ahamed 2 1 M. Tech. Student, Dept of ECE, Rajagiri School of Engg and Technology, Cochin, Kerala 2
More informationAnalog-aware Schematic Synthesis
12 Analog-aware Schematic Synthesis Yuping Wu Institute of Microelectronics, Chinese Academy of Sciences, China 1. Introduction An analog circuit has great requirements of constraints on circuit and layout
More informationEE 5327 VLSI Design Laboratory. Lab 7 (1 week) - Power Optimization
EE 5327 VLSI Design Laboratory Lab 7 (1 week) - Power Optimization PURPOSE: The purpose of this lab is to introduce design optimization for power in addition to area and speed. We will be using Design
More informationAn Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology
IJIRST International Journal for Innovative Research in Science & Technology Volume 2 Issue 10 March 2016 ISSN (online): 2349-6010 An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS
More informationImplementation of Power Clock Generation Method for Pass-Transistor Adiabatic Logic 4:1 MUX
Implementation of Power Clock Generation Method for Pass-Transistor Adiabatic Logic 4:1 MUX Prafull Shripal Kumbhar Electronics & Telecommunication Department Dr. J. J. Magdum College of Engineering, Jaysingpur
More informationA Case Study of Nanoscale FPGA Programmable Switches with Low Power
A Case Study of Nanoscale FPGA Programmable Switches with Low Power V.Elamaran 1, Har Narayan Upadhyay 2 1 Assistant Professor, Department of ECE, School of EEE SASTRA University, Tamilnadu - 613401, India
More informationELEC Digital Logic Circuits Fall 2015 Delay and Power
ELEC - Digital Logic Circuits Fall 5 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering Auburn University, Auburn, AL 36849 http://www.eng.auburn.edu/~vagrawal
More informationISSN:
343 Comparison of different design techniques of XOR & AND gate using EDA simulation tool RAZIA SULTANA 1, * JAGANNATH SAMANTA 1 M.TECH-STUDENT, ECE, Haldia Institute of Technology, Haldia, INDIA ECE,
More informationGate Delay Estimation in STA under Dynamic Power Supply Noise
Gate Delay Estimation in STA under Dynamic Power Supply Noise Takaaki Okumura *, Fumihiro Minami *, Kenji Shimazaki *, Kimihiko Kuwada *, Masanori Hashimoto ** * Development Depatment-, Semiconductor Technology
More information