Testing Delay Faults in Asynchronous Handshake Circuits

Size: px
Start display at page:

Download "Testing Delay Faults in Asynchronous Handshake Circuits"

Transcription

1 Testing Dely Fults in Asynchronous Hnshke Circuits Feng Shi Electricl Engineering Dept. Yle University New Hven, Connecticut Yiorgos Mkris Electricl Engineering Dept. Yle Univerisity New Hven, Connecticut ABSTRACT As clss of synchronous circuits, hnshke circuits re esigne to tolerte vrition of gte elys. However, certin timing constrints, such s the unle t ssumption, re exploite in the single-ril implementtion of these circuits in orer to simplify them. Therefore, ny ely fult in the circuit my cuse one of two prolems, nmely performnce egrtion or logic errors. To ress the chllenges incurre y the utonomous ehvior of hnshke circuits uring t-spee test, we propose test methos for oth types of ely fults se on DFT strtegy which gretly simplifies the complexity of test genertion. The efficiency of the propose methoology is emonstrte through experimentl results on severl hnshke circuits. Ctegories n Suject Descriptors B.7.3 [Integrte Circuits]: Reliility n Testing Generl Terms Algorithms, Reliility, Verifiction Keywors Asynchronous Circuits, Hnshke Circuits, Dely Fults, Test Genertion. INTRODUCTION The vntges of synchronous circuits over their synchronous counterprts re emonstrte not only y cemic reserch ut lso y commercil proucts, such s the newly-relese synchronous ARM996HS TM processor []. Asynchronous circuits hve the potentil for higher performnce, lower power consumption n esign reusility. At the sme time, they voi key emerging chllenge of tritionl synchronous esign, nmely high-frequency clock istriution. As chip complexity increses, clock skew effects re significntly mplifie, mking the prolem intrctle. Consequently, interest in synchronous circuits hs resurfce n severl commercil proucts hve lrey een esigne. Despite the recent strek of progress, the evelopment of CAD solutions for the esign n test of synchronous circuits is fr from Permission to mke igitl or hr copies of ll or prt of this work for personl or clssroom use is grnte without fee provie tht copies re not me or istriute for profit or commercil vntge n tht copies er this notice n the full cittion on the first pge. To copy otherwise, to repulish, to post on servers or to reistriute to lists, requires prior specific permission n/or fee. ICCAD 6, Novemer 5 9, 26, Sn Jose, CA Copyright 26 ACM /6/...$5.. eing sufficient. Among these issues, we focus on the prolem of testing synchronous circuits. Due to the utonomous ehvior of synchronous circuits, mnufcturing efects my emonstrte themselves in ifferent wy thn in synchronous circuits n, thus, require ifferent test methoology. Consierle reserch [2, 4, 8,,, 3] hs een one on test genertion n esign for testility (DFT) methos for stuck-t fults in vrious clsses of synchronous circuits. However, not much reserch [3, 5, 7, 2] hs een conucte on testing ely fults. Given the inherent roustness of mny clsses of synchronous circuits to timing vritions, ely fult my only egre their performnce. However, most prcticl synchronous circuits operte correctly y ssuming tht the implementtion oeys certin timing constrints, hence they re no longer totlly roust. Therefore, in these circuits, ely fult my lso cuse the circuit to mlfunction, i.e. generte logic errors. In ition, the utonomous ehvior of synchronous circuits implies tht the existing test genertion n test ppliction methos for ely fults in synchronous circuits cnnot e pplie irectly to synchronous circuits. Inste, customize methos re necessry. In this pper, we stuy the two forementione types of ely fults in synchronous circuits, we propose test methoologies for ech of them, n we illustrte the effectiveness of our methos using one of the most estlishe esign styles of synchronous circuits, nmely hnshke circuits. The rest of this pper is orgnize s follows. First, in Section 2, we riefly introuce the esign n implementtion of hnshke circuits, s well s the full-scn technique use for testing stuck-t fults in these circuits. Then, in Section 3, we clssify the two types of ely fults in hnshke circuits n outline the chllenges in testing fults in ech of the two clsses. In Section 4, we propose test methos for oth types of ely fults n in Section 5 we provie experimentl results tht emonstrte the efficiency of these methos. 2. HANDSHAKE CIRCUITS As one of the most estlishe esign styles of synchronous circuits, hnshke circuits hve fully utomte esign flow from the high-level ehviorl escription to the physicl lyout, s well s test solutions for stuck-t fults. 2. Design n Implementtion of HS Circuits A hnshke circuit is network of hnshke components, connecte y point-to-point hnshke chnnels, where ll communiction tkes plce vi hnshking. It is the intermeite representtion in the fully utomtic compiltion of Hste progrm to VLSI circuit. In the esign flow of hnshke circuits, first, highlevel esign entry is written in CSP-like progrmming lnguge 93

2 Control lock Strt Hnshke control Request Acknowlege Ltch control si C se L q Z so Conitions Prmeters Locl clock(s) Inputs Outputs Logic Stte Dt pth Register Reset Figure : Gte-Level Implementtion of Hnshke Circuit clle Hste. Then, it is compile n trnslte in trnsprent wy into hnshke circuits. After tht, the gte-level implementtion of the hnshke circuit is generte y replcing ll iniviul components with their gte-level implementtions. The gte-level single-ril implementtion of hnshke circuit cn e prtitione into control lock n t pth s illustrte in Figure. The control lock opertes on hnshke signls, while the t pth works on Boolen signls. The interfce etween the control lock n the t pth consist of the following three types of signls: conitions, prmeters, n locl clock signls. The control lock uses the conition signls in comintion with its internl stte to etermine the next ction. Prmeters re use y the control lock to control the Boolen logic in the t pth, for instnce, y setting multiplexers in the correct stte. The locl clock signls re generte y the control lock to enle tpth register to cpture new t vlue. 2.2 Testing Stuck-At Fults Using Full-Scn Besies the functionl test metho in [6] n the prtil-scn metho in [9, ], full-scn test metho ws propose in [4, 5], exploiting commercil test tools for synchronous circuits to chieve high fult coverge while simplifying the test genertion proceure for hnshke circuits. Before scn insertion, comintionl loops in the circuit re remove y inserting trnsprent scn flip-flops. Then, ll stte-holing cells re replce y their scnnle equivlents, which re connecte together to form scn chin. After tht, the glol control signls n logic re e into the circuit n connecte to the scn elements, n the scn-testle netlist is generte. Menwhile, the netlist is remoele y replcing originl scn cells with their remoele equivlents to generte two seprte netlists for the control lock n the t pth respectively, which re rele y commercil test tools for performing test genertion. Then, test-protocol expnsion proceure trnsltes the initil protocols generte y the ATPG tools into the top-level protocols. The ove full-scn metho ws refine in [3] y introucing multiplexer-se scnnle C-elements, s illustrte in Figure 2. The propose metho significntly reuces the overhe in performnce n re of the scn testle circuit. Moreover, the ltch in Figure 2 is often shre with n existing scn ltch/flip-flop in the tpth, which further reuces the test cost. However, ny two Figure 2: A Mux-se Scn C-Element multiplexer-se scn elements connecte in series cnnot cpture the circuit response t the sme time, hence they cnnot e enle t the sme time n re, thus, connecte to ifferent scn enle signls. Therefore, testing the control lock is performe for severl prtitions respectively, n test control lock is emee in the circuit to control the test proceure. 3. CHALLENGES OF DELAY TESTING There re two types of ely fults in synchronous circuits epening on the two ifferent consequences of the fult. The first type of ely fults only slows own the performnce of the circuit without cusing ny logic error. This is common when the component ffecte y the fult is ely-insensitive. If we only consier ely fults moele t gte output which increse the ely, ely fults in the control prt of hnshke circuit fll into this ctegory. Despite not cusing logic error, we my still wnt to test for this type of ely fults, since the circuit shoul not e expecte to e unresonly slow. The secon type of ely fults cuses n synchronous circuit to mlfunction n prouce logic errors, when the ely fults result in violtion of inherent timing constrints tht nee to e stisfie for the circuit to operte correctly. Such timing constrints exist in lmost ll prcticl synchronous circuits, since the clss of ely-insensitive circuits uilt with sic gtes is quite limite [6]. For instnce, the t pth in hnshke circuit usully nees to follow unle t, setup, n hol time constrints. Oviously, the secon type of ely fults is necessry to test for, n trgete ely fults in the t pth of hnshke circuit fll into this ctegory. Similr to synchronous circuits, t-spee ely-test methos re necessry to cpture the fult effect in synchronous circuits. If the ely fult is in the control prt of the hnshke circuit n it only egres the performnce ut oes not cuse ny logic error, the fult effect cn e cpture y pplying the test clock ccoring to pre-specifie cceptle performnce, just like in synchronous circuits. However, if the ely fult is in the t pth n violtes some timing constrint, such s the unle t constrint, hence cuses the circuit to fil uring norml opertion, the fult effect is more ifficult to cpture, since the spee of n synchronous hnshke circuit is inherent to the circuit n it is usully ifficult to know the exct ely of certin logic pth. Hence, it is lmost impossile to clock the circuit uring test in such wy tht the ely mismtch cn e ientifie. A possile solution to the ove prolem is to switch the circuit from test moe to norml opertion moe immeitely fter the test ptterns re pplie n the fult is ctivte, so tht the fult effect my e cpture in time. However, there re severl ifficulties in performing t-spee test for synchronous hnshke circuits y switching etween test moe n norml opertion moe. First, the test ptterns shoul e generte crefully to mke sure tht they will not cuse ny 94

3 hzrs or rces when the circuit is switche to norml opertion moe. Secon, the switching mechnism etween test moe n opertion moe shoul e crefully esigne so tht it neither impcts the timing of norml opertion, nor cuses ny hzrs or rces. To chieve this, creful physicl esign my e necessry to mke sure tht test control signls follow certin timing constrints, n roust switching metho is esirle to simplify or even eliminte these timing constrints. In ition, the test ptterns for t-spee ely test nee to mke sure tht the eterministic fult effect is cpture y scn ltches or flip-flops, or oserve on the primry outputs when the circuit settles in stle stte. As we know, unlike synchronous circuit, n synchronous circuit hs no clock signl to control the feeck pths, hence once it is switche to norml synchronous opertion moe, it my perform sequence of opertions n it is impossile, in generl, to single-step the circuit. The test ptterns must gurntee not only tht the eterministic fult effect is cpture correctly, ut lso tht the fult effect is not overwritten n oes not ispper uring the susequent opertions. This complictes the fult simultion n utomtic test pttern genertion processes significntly. Moreover, the violtion of timing constrint my cuse logic errors on multiple its of the t pth, hence the fult effect my not e unique n the finl response of the fulty circuit is ifficult to erive if the circuit progresses through sequence of opertions. 4. PROPOSED METHODS Since there re two cses of ely fults in hnshke circuits, s escrie in the previous section, we propose two methos to test for ech of them, respectively. First we present the metho to test for ely fults tht only egre the performnce. Then, we focus on testing for ely fults tht cuse the circuit to mlfunction. The propose methos re uilt upon the multiplexer-se full scn test metho in [3] with miniml itionl hrwre. 4. Test for Performnce Degrtion As iscusse in Section 3, the trgete ely fults in the control lock of hnshke circuit o not cuse ny logic error; therefore, they re teste for egring the performnce of the circuit. The propose test metho for ely fults in the control lock mkes use of the multiplexer-se full-scn metho [3] for stuckt fults in hnshke circuits. After scn insertion, synchronous hnshke circuits cn e teste similrly to synchronous circuits. Since scn cells connecte in series cnnot cpture the circuit response t the sme time, the control lock is prtitione into severl prts for test genertion, n fults in ifferent prts re teste ccoringly. For ech prt, the input netlist for ATPG is synchronous circuit generte through scn insertion, remoelling of synchronous cells, n itionl moifictions. Hence, test ptterns for not only stuck-t fults ut lso ely fults, such s trnsition fults or pth ely fults, cn e generte using commercil EDA tools. The propose test metho only supports the scn shifting moe, since the functionl justifiction moe cnnot e irectly pplie to the control lock. In the scn shifting moe, the stte trnsition from the first test vector to the secon vector is initite in the lst scn lo cycle, n the trget fult is sensitize. Then, the circuit response is cpture t reference clock cycle time which is erive ccoring to pre-specifie cceptle performnce of the circuit, n then scnne out n compre to the correct response. This proceure is similr to tht of ely test in synchronous circuits, except tht reference clock is use rther thn n t-spee clock. si C se c se s z se clk Figure 3: A Revise Mux Bse Scn C-Element 4.2 Test for Timing Constrints Dely fults in the t pth of hnshke circuits my increse the computtion time, which not only my reuce the performnce of the t pth, ut, more importntly, my lso violte the unle t constrint n cuse the circuit to mlfunction. Therefore, these ely fults re more criticl to test for. However, these ely fults cnnot e hnle in the sme wy s in synchronous circuits. First, test ptterns cnnot e pplie y simply shifting through the scn chin, since the scn ltch/flip-flop my e shre with the control lock. A two-step test ppliction proceure is usully necessry to set the stte of the control lock n then sensitize n etect the fult in the t pth. Secon, the circuit response is ifficult to e cpture y pplying n tspee clock. As result, the propose metho cptures the circuit response y switching the circuit to synchronous opertion moe rther thn using the test clock. Aitionl hrwre support is necessry for the two-step test ppliction proceure. For ech multiplexer-se scn cell in the control lock, multiplexer (shown in she lines) is inserte, s illustrte in Figure 3, where the scn ltch is shre y the control lock n the t pth lock. As result, there re two scn pths controlle y the itionl control signl se s. The originl scn pth is selecte when se s is set to low, while the multiplexer in the control lock is ypsse when it is set to high. Although the inserte multiplexers introuce minor hrwre overhe, they o not cuse ny performnce overhe since they re only on the scn pth. The propose timing of test ppliction is the following. In the first step, when control signl se s is set to while ll other se signls re set to, test vector is shifte into the scn chin to set the stte of the control lock. Then, ll se signls for ll prtitions of the control lock re set to to isolte the control lock from the scn chin. After tht, in the secon step, se s is set to, n the test vectors generte for the t pth re shifte in through the lterntive scn pth. At the en of this step, the lst scn shift opertion initites the lunch phse n sensitizes the trget ely fult. When the lst shift opertion is complete, the circuit is set to synchronous opertion moe uring which the circuit response is cpture. This is chieve when the ltches or flip-flops ehin the fult re enle, or when the stte of the control circuit chnges ccoring to the conition signls from the t pth. After it stilizes, the circuit is set ck to test moe. If the fult effect is not lrey cpture y the scn ltches/flip-flops or propgte to the primry outputs (i.e. reflecte in the stte of the control lock), n itionl test clock is pplie to cpture the fult effect y the cor- L q so z 2 95

4 i e G... Figure 4: A Controlle Dely Chin Control o c Hol Figure 5: DFT of n Itertion responing ltches/flip-flops. Then, the circuit is set to scn shift moe n the circuit response is scnne out n compre to the correct response to check whether the fult exists. When the stte of the control lock is set n isolte from the scn chin uring the first step of the test ppliction proceure, mechnism is necessry to preserve this stte from ny utonomous chnges, which will hppen if the stte is not stle. Since the timing constrints uner test re, in fct, ely mtchings etween the t pths n the ely chins, the stte tht the control lock is set to uring the test is the one necessry right efore the ely chin is exercise. Thus it cn e hel y simply mking the ely chin controllle. As illustrte in Figure 4, n AND gte (shown in she lines) is inserte t the eginning of ech ely chin, n signl e is use to control the ely chin. When e is low, the ely chin is isle n no rising event cn propgte through it, while when e is set to high, the ely chin works s norml. During the first step of test ppliction, e is set to to preserve the stte of the control lock. Then, when the circuit is switche ck to norml synchronous opertion moe, it is set to to enle the control lock to operte normlly. Since the inserte control gte cn e incorporte into the ely chin, there is nerly no hrwre n no performnce overhe ue to its introuction. The generte test ptterns for the ove test metho nee to e le not only to sensitize the fult, ut lso to cpture the eterministic fult effect. The prt of the test pttern pplie to the t pth to exercise the fult cn e generte using ATPG tools for synchronous circuits, since the propose metho exercises the fult in wy similr to testing synchronous circuit. The prt of the test pttern pplie to the control lock in the first step nees to mke sure tht fult effect is correctly cpture when the circuit is switche ck to norml opertion moe. To reuce the test genertion compliction ue to the utonomous ehvior when the circuit is switche to synchronous opertion moe, which ws iscusse in the previous section, we propose DFT strtegy which constrins the utonomous ehvior of the circuit uring test. Hol elements [, 5] re inserte etween the hnshke components when necessry, s illustrte in Figure 5 for exmple, to mke sure tht uring test i) the ltches/flip-flops following the fult re clocke only once to cpture n mintin the immeite circuit response, or ii) the wrong stte its in the control circuit re preserve until the circuit stilizes. Since ech hol component is implemente s single AND gte, the hrwre overhe is negligile. c' S o Bse on the propose DFT strtegy, the test genertion for violtion of timing constrints is gretly simplifie. The proceure of test genertion tkes plces in two steps. First, for ny trget ely fult in the t pth, ny test genertion tool for synchronous circuits my e use to generte the prt of test ptterns for the t pth lock se on the remoele input netlist. The loction where the fult effect propgtes to is mrke. Secon, functionl test ptterns re foun se on high-level simultion, in orer to exercise the t pth uner test. If the fult effect loction mrke in the previous step is not flip-flop/ltch in the t pth, which mens tht the fult is in the t pth for gur evlution, the test ptterns re require to exercise the corresponing gure sttement. Otherwise, the test ptterns re require to exercise the expression tht correspons to the t pth uner test, in which cse the mrke flip-flops/ltches nee to e clocke t lest once. Only test pttern tht hols the sme vlue on the prmeter signls when exercising the t pth uner test, s in the previously generte other prt of the pttern, is eligile to e selecte. The snpshot of the trnsient stte of the control lock is kept when the t pth is out to e exercise, n the signl vlue on the loction of ny scn element in the control lock in the snpshot is collecte to form the other prt of the test pttern. Through this process, we otin the two prts of the test ptterns tht re pplie uring ech of the two steps of the test ppliction proceure, respectively. The test ptterns generte through the ove two steps re vli se on the following oservtions. First, lthough the test ptterns etermining the conitionl signls re generte in the first step without consiering the ehvior of the control lock, they will not cuse unesire ehvior of the control lock. If the fult uner test is in the t pth for gur evlution, its effect propgtes through the control signls n les the control lock into n erroneous stte, which is then cpture to oserve the fult. Otherwise, if the fult is in the t pth for t computtion, the control lock must e set to the pproprite stte efore computtion expression in the corresponing Hste progrm to excite n cpture the fult effect. Note tht this stte must e etween gur evlutions, such s in the execution of the sttement S in the o sttement illustrte in Figure 5. At this time, the evlution of ny preceing gur hs een complete, its result hs een cpture y the control lock, n the control signls re not vli ny more. Hence, ny chnge on the control signl oes not influence the ehvior of the control lock. Secon, the test ptterns tht re pplie to the control lock to etermine the vlues of the prmeter signls will not conflict with the test ptterns for the t pth lock, since only consistent pirs re selecte uring the test genertion. 5. EXPERIMENTAL RESULTS The propose ely test methos re implemente se on the esign tool set for hnshke circuits from Hnshke Solutions []. First, the netlist generte fter scn insertion y htscn n its synchronous moel for ATPG tools re preprocesse such tht they re consistent with the revise scn metho. Aitionl test hrwre, such s controlle ely chins n hol components re lso inserte for testing for timing constrint violtions. Then, the timing constrints in the circuit re ientifie n list of them is generte using htpost. After tht, the ely fult moel (trnsition fults or pth ely fults) is chosen, n the fult-list is generte. For ech fult in this list, the type of fult (i.e. cusing performnce egrtion or cusing timing constrint violtion) is etermine The uthors woul like to thnk Hnshke Solutions for proviing their esign tool-set s prt of collortion uner the DARPA CLASS progrm. 96

5 Fults in control lock Fults in tpth lock Circuit No. of No. of Are Hrwre No. of fults Fults No. of fults Fults Totl fult Nme Inputs Outputs Overhe (Untestle) Detecte (Untestle) Detecte Coverge convto () () % conv3to () () % fifo () () 83.89% gc () 83 93(2) % es-roun () (4) % es () (784) % Tle : Results of ATPG for Trnsition Dely Fults ccoring to its loction. Then, for ech fult tht egres the performnce, the test ptterns re generte n pplie through the propose metho in Section 4.. For ech timing constrint in the list, the functionl test vectors tht exercise the timing constrint uner test re foun through high-level simultion-se serch, n the prt of test ptterns tht is pplie on the control lock is otine from the snpshot of the netlist simultion of the circuit. Then, for ech fult tht violtes liste timing constrint, the prt of the test ptterns tht is pplie on the t pth is generte through ATPG tools. After tht, the two prts of the test ptterns re pplie to the circuit uring the two steps of the test ppliction process, respectively, s iscusse in Section 4.2. Lstly, for oth types of fults, the generte test ptterns re vlite through simultion. We experimente with the propose methos on set of exmple hnshke circuits synthesize using the esign tool flow from Hnshke Solutions. Trnsition ely fults in oth the control n t pth locks in ech circuit re teste y the propose metho, which employs TetrMx R to perform prt of the test genertion tsk. The results re reporte in Tle. The nme of ech circuit is liste in the first column in Tle, n the numer of inputs, the numer of outputs, n the circuit re (in 2-input NAND-gte equivlent) for ech circuit re liste in the secon, thir, n fourth columns, respectively. Note tht circuit es is fully pipeline DES encoer/ecoer, while es-roun only performs one roun of DES encoing/ecoing opertion. The re of DFT hrwre overhe of the propose metho for ech circuit is shown in the fifth column, inicting tht the hrwre overhe is negligile, especilly for lrge circuits. The totl numer of trnsition fults n the numer of etecte fults in the control lock of ech circuit re liste in the sixth n seventh columns respectively, with the numer in the prentheses inicting the numer of untestle fults reporte y TetrMx R. The sme numers re liste for the t pth lock of ech circuit in the eighth n ninth columns. Finlly, the totl fult coverge for ech circuit is given in the tenth column. For the circuits tht we experimente with, fult coverge of over 85% is chieve y the propose methos. 6. CONCLUSION Two types of ely fults tht either egre the circuit performnce or cuse logic errors re istinguishe in synchronous hnshke circuits. In orer to ress the ely test chllenges rising from the utonomous ehvior of synchronous circuits, test methos n DFT techniques tht simplify the complexity of test genertion hve een evelope for oth of these types of ely fults. The efficiency of the propose test methos hs een emonstrte through experimentl results on severl hnshke circuit exmples. 7. REFERENCES [] Hnshke solutions. [2] S. Bnerjee, S. T. Chkrhr, n R. K. Roy. Synchronous test genertion moel for synchronous circuits. In Proc. of the 9th Interntionl Conference on VLSI Design, pges 78 85, 996. [3] G. Gill, A. Agiwl, M. Singh, F. Shi, n Y. Mkris. Low overhe testing of ely fults in high-spee synchronous pipelines. In Proc. Interntionl Symposium on Avnce Reserch in Asynchronous Circuits n Systems, pges 46 56, 26. [4] P. J. Hzewinus. Testing ely insensitive circuits. Ph.D. Thesis, Deprtment of Computer Science, Cliforni Institute of Technology, 992. [5] M. Kishinevsky, A. Konrytev, L. Lvgno, A. Slnh, n A. Tuin. Prtil-scn ely fult testing of synchronous circuits. IEEE Trnsctions on Computers, 7:84 98, 998. [6] A. J. Mrtin. The limittions to ely-insensitivity in synchronous circuits. In W. J. Dlly, eitor, Avnce Reserch in VLSI, pges MIT Press, 99. [7] S. Nowick, N. Jh, n F.-C. Cheng. Synthesis of synchronous circuits for stuck-t n roust pth ely fult testility. IEEE Trnsctions on Computer-Aie Design of Integrte Circuits n Systems, 6(2):54 52, Decemer 997. [8] O. Roig, J. Cortell, M. A. Peii, n E. Pstor. Automtic genertion of synchronous test ptterns for synchronous circuits. In Proc. of the 34th Design Automtion Conference, pges , 997. [9] M. Roncken, E. Arts, n W. Verhegh. Optiml scn for pipeline testing: An synchronous fountion. In Proc. Interntionl Test Conference, pges , 996. [] M. Roncken n E. Bruls. Test qulity of synchronous circuits: A efect-oriente evlution. In Proc. Interntionl Test Conference, pges 25 24, 996. [] F. Shi n Y. Mkris. SPIN-SIM: Logic n fult simultion for spee-inepenent circuits. In Proc. of Interntionl Test Conference, pges , 24. [2] F. Shi, Y. Mkris, S. Nowick, n M. Singh. Test genertion for ultr-high-spee synchronous pipelines. In Proc. of Interntionl Test Conference, pges , Nov 25. [3] F. te Beest n A. Peeters. A multiplexer se test metho for self-time circuits. In Proc. of IEEE Interntionl Symposium on Asynchronous Circuits n Systems, pges 66 75, 25. [4] F. te Beest, A. Peeters, M. Verr, K. vn Berkel, n H. Kerkhoff. Automtic scn insertion n test genertion for synchronous circuits. In Proc. of Interntionl Test Conference, pges 84 83, 22. [5] F. J. te Beest. Full Scn Testing Of Hnshke Circuits. PhD thesis, Twente University, 23. [6] R. vn e Wiel. High-level test evlution of synchronous circuits. In Asynchronous Design Methoologies, pges 63 7,

Mixed CMOS PTL Adders

Mixed CMOS PTL Adders Anis do XXVI Congresso d SBC WCOMPA l I Workshop de Computção e Aplicções 14 20 de julho de 2006 Cmpo Grnde, MS Mixed CMOS PTL Adders Déor Mott, Reginldo d N. Tvres Engenhri em Sistems Digitis Universidde

More information

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12 9//2 Sequentil (2) ENGG5 st Semester, 22 Dr. Hden So Deprtment of Electricl nd Electronic Engineering http://www.eee.hku.hk/~engg5 Snchronous vs Asnchronous Sequentil Circuit This Course snchronous Sequentil

More information

Inclined Plane Walking Compensation for a Humanoid Robot

Inclined Plane Walking Compensation for a Humanoid Robot Incline Plne Wlking Compenstion for Humnoi Robot Nttpong Kewlek n Thvi Mneewrn Institute of Fiel Robotics, King Mongkut's University of Technology Thonburi, Bngkok, Thiln (Tel : +662-4709339; E-mil: k.nttpong@hotmil.co.th,

More information

Math Circles Finite Automata Question Sheet 3 (Solutions)

Math Circles Finite Automata Question Sheet 3 (Solutions) Mth Circles Finite Automt Question Sheet 3 (Solutions) Nickols Rollick nrollick@uwterloo.c Novemer 2, 28 Note: These solutions my give you the nswers to ll the prolems, ut they usully won t tell you how

More information

Design of a Pipelined DSP Microprocessor MUN DSP2000

Design of a Pipelined DSP Microprocessor MUN DSP2000 Design of Pipeline DSP icroprocessor N DSP2000 Cheng Li, Lu io, Qiyo Yu, P.Gillr n R.Venktesn Fculty of Engineering n Applie Science emoril niversity of Newfounln St. John s, NF, Cn A1B 3 E-mil: {licheng,

More information

CHAPTER 2 LITERATURE STUDY

CHAPTER 2 LITERATURE STUDY CHAPTER LITERATURE STUDY. Introduction Multipliction involves two bsic opertions: the genertion of the prtil products nd their ccumultion. Therefore, there re two possible wys to speed up the multipliction:

More information

MOS Transistors. Silicon Lattice

MOS Transistors. Silicon Lattice rin n Width W chnnel p-type (doped) sustrte MO Trnsistors n Gte Length L O 2 (insultor) ource Conductor (poly) rin rin Gte nmo trnsistor Gte ource pmo trnsistor licon sustrte doped with impurities dding

More information

Multi-beam antennas in a broadband wireless access system

Multi-beam antennas in a broadband wireless access system Multi-em ntenns in rodnd wireless ccess system Ulrik Engström, Mrtin Johnsson, nders Derneryd nd jörn Johnnisson ntenn Reserch Center Ericsson Reserch Ericsson SE-4 84 Mölndl Sweden E-mil: ulrik.engstrom@ericsson.com,

More information

ISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5

ISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5 21.5 A 1.1GHz Chrge-Recovery Logic Visvesh Sthe, Jung-Ying Chueh, Mrios Ppefthymiou University of Michign, Ann Aror, MI Boost Logic is chrge-recovery circuit fmily cple of operting t GHz-clss frequencies

More information

Area-Time Efficient Digit-Serial-Serial Two s Complement Multiplier

Area-Time Efficient Digit-Serial-Serial Two s Complement Multiplier Are-Time Efficient Digit-Seril-Seril Two s Complement Multiplier Essm Elsyed nd Htem M. El-Boghddi Computer Engineering Deprtment, Ciro University, Egypt Astrct - Multipliction is n importnt primitive

More information

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olid-stte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers.

More information

A New Algorithm to Compute Alternate Paths in Reliable OSPF (ROSPF)

A New Algorithm to Compute Alternate Paths in Reliable OSPF (ROSPF) A New Algorithm to Compute Alternte Pths in Relile OSPF (ROSPF) Jin Pu *, Eric Mnning, Gholmli C. Shoj, Annd Srinivsn ** PANDA Group, Computer Science Deprtment University of Victori Victori, BC, Cnd Astrct

More information

(1) Non-linear system

(1) Non-linear system Liner vs. non-liner systems in impednce mesurements I INTRODUCTION Electrochemicl Impednce Spectroscopy (EIS) is n interesting tool devoted to the study of liner systems. However, electrochemicl systems

More information

Geometric quantities for polar curves

Geometric quantities for polar curves Roerto s Notes on Integrl Clculus Chpter 5: Bsic pplictions of integrtion Section 10 Geometric quntities for polr curves Wht you need to know lredy: How to use integrls to compute res nd lengths of regions

More information

Design and implementation of a high-speed bit-serial SFQ adder based on the binary decision diagram

Design and implementation of a high-speed bit-serial SFQ adder based on the binary decision diagram INSTITUTE OFPHYSICS PUBLISHING Supercond. Sci. Technol. 16 (23) 1497 152 SUPERCONDUCTORSCIENCE AND TECHNOLOGY PII: S953-248(3)67111-3 Design nd implementtion of high-speed it-seril SFQ dder sed on the

More information

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type) ICs for Cssette, Cssette Deck ANN, ANN Puse Detection s of Rdio Cssette, Cssette Deck Overview The ANN nd the ANN re the puse detection integrted circuits which select the progrm on the cssette tpe. In

More information

Quantitative Studies of Impact of 3D IC Design on Repeater Usage

Quantitative Studies of Impact of 3D IC Design on Repeater Usage Quntittive Stuies of Impct of 3D IC Design on Repeter Usge Json Cong, Chunyue Liu, Guojie Luo Computer Science Deprtment, UCLA {cong, liucy, gluo}@cs.ucl.eu Abstrct: In this pper, we present our quntittive

More information

Dataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)

Dataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1) The slides contin revisited mterils from: Peter Mrwedel, TU Dortmund Lothr Thiele, ETH Zurich Frnk Vhid, University of liforni, Riverside Dtflow Lnguge Model Drsticlly different wy of looking t computtion:

More information

ALTERNATIVE WAYS TO ENHANCE PERFORMANCE OF BTB HVDC SYSTEMS DURING POWER DISTURBANCES. Pretty Mary Tom 1, Anu Punnen 2.

ALTERNATIVE WAYS TO ENHANCE PERFORMANCE OF BTB HVDC SYSTEMS DURING POWER DISTURBANCES. Pretty Mary Tom 1, Anu Punnen 2. ALTERNATIVE WAYS TO ENHANCE PERFORMANCE OF BTB HVDC SYSTEMS DURING POWER DISTURBANCES Pretty Mry Tom, Anu Punnen Dept.of Electricl n Electronics Engg. Sint Gits College of Engineering,Pthmuttm,Kerl,Ini

More information

Architectural Support for Efficient Large-Scale Automata Processing

Architectural Support for Efficient Large-Scale Automata Processing Architecturl Support for Efficient Lrge-Scle Automt cessing Hongyun Liu, Mohme Ibrhim, Onur Kyirn, Sreepthi Pi, n Awit Jog College of Willim & Mry Avnce Micro Devices, Inc. University of Rochester Emil:

More information

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates Bsic Logic Gtes : Computer Architecture I Boolen Algebr Instructor: Prof. Bhgi Nrhri Dept. of Computer Science Course URL: www.ses.gwu.edu/~bhgiweb/cs35/ Digitl Logic Circuits We sw how we cn build the

More information

Birka B22: threaded in variation

Birka B22: threaded in variation Tblet Weving: 4-Hole Ptterns Stringcrfter The chrt, fining your wy roun the pttern, n suggestions for viking style bris for rnks in the Drchenwl Acemy of Defence You will nee: 22 crs 1 repet 88 Thres:

More information

On the Description of Communications Between Software Components with UML

On the Description of Communications Between Software Components with UML On the Description of Communictions Between Softwre Components with UML Zhiwei An Dennis Peters Fculty of Engineering nd Applied Science Memoril University of Newfoundlnd St. John s NL A1B 3X5 zhiwei@engr.mun.c

More information

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES Romn V. Tyshchuk Informtion Systems Deprtment, AMI corportion, Donetsk, Ukrine E-mil: rt_science@hotmil.com 1 INTRODUCTION During the considertion

More information

Digital Design. Sequential Logic Design -- Controllers. Copyright 2007 Frank Vahid

Digital Design. Sequential Logic Design -- Controllers. Copyright 2007 Frank Vahid Digitl Design Sequentil Logic Design -- Controllers Slides to ccompny the tetook Digitl Design, First Edition, y, John Wiley nd Sons Pulishers, 27. http://www.ddvhid.com Copyright 27 Instructors of courses

More information

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC User Mnul ntelligent nstlltion Systems A B 1 2 3 4 5 6 7 8 30 ma 30 ma n = AC Un = 230 V AC 30 ma 9 10 11 12 C ABB STOTZ-KONTAKT Appliction Softwre Current Vlue Threshold/1 Contents Pge 1 Device Chrcteristics...

More information

Student Book SERIES. Fractions. Name

Student Book SERIES. Fractions. Name D Student Book Nme Series D Contents Topic Introducing frctions (pp. ) modelling frctions frctions of collection compring nd ordering frctions frction ingo pply Dte completed / / / / / / / / Topic Types

More information

10.4 AREAS AND LENGTHS IN POLAR COORDINATES

10.4 AREAS AND LENGTHS IN POLAR COORDINATES 65 CHAPTER PARAMETRIC EQUATINS AND PLAR CRDINATES.4 AREAS AND LENGTHS IN PLAR CRDINATES In this section we develop the formul for the re of region whose oundry is given y polr eqution. We need to use the

More information

Open Access A Novel Parallel Current-sharing Control Method of Switch Power Supply

Open Access A Novel Parallel Current-sharing Control Method of Switch Power Supply Send Orders for Reprints to reprints@enthmscience.e 170 The Open Electricl & Electronic Engineering Journl, 2014, 8, 170-177 Open Access A Novel Prllel Current-shring Control Method of Switch Power Supply

More information

EE Controls Lab #2: Implementing State-Transition Logic on a PLC

EE Controls Lab #2: Implementing State-Transition Logic on a PLC Objective: EE 44 - Controls Lb #2: Implementing Stte-rnsition Logic on PLC ssuming tht speed is not of essence, PLC's cn be used to implement stte trnsition logic. he dvntge of using PLC over using hrdwre

More information

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week Announcements Homework #1 due Mondy t 6pm White drop ox in Student Lounge on the second floor of Cory Tuesdy ls cncelled next week Attend your other l slot Books on reserve in Bechtel Hmley, 2 nd nd 3

More information

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR): SPH4UW Kirchhoff s ules Kirchhoff s oltge ule (K): Sum of voltge drops round loop is zero. Kirchhoff s Lws Kirchhoff s Current ule (KC): Current going in equls current coming out. Kirchhoff s ules etween

More information

& Y Connected resistors, Light emitting diode.

& Y Connected resistors, Light emitting diode. & Y Connected resistors, Light emitting diode. Experiment # 02 Ojectives: To get some hndson experience with the physicl instruments. To investigte the equivlent resistors, nd Y connected resistors, nd

More information

Asynchronous Data-Driven Circuit Synthesis

Asynchronous Data-Driven Circuit Synthesis Asynchronous Dt-Driven Circuit Synthesis Sm Tylor, Doug Edwrds, Luis A Pln, Senior Memer, IEEE nd Luis A. Trzon D., Student Memer, IEEE Astrct A method is descried for synthesising synchronous circuits

More information

Solutions to exercise 1 in ETS052 Computer Communication

Solutions to exercise 1 in ETS052 Computer Communication Solutions to exercise in TS52 Computer Communiction 23 Septemer, 23 If it occupies millisecond = 3 seconds, then second is occupied y 3 = 3 its = kps. kps If it occupies 2 microseconds = 2 6 seconds, then

More information

Study on SLT calibration method of 2-port waveguide DUT

Study on SLT calibration method of 2-port waveguide DUT Interntionl Conference on Advnced Electronic cience nd Technology (AET 206) tudy on LT clibrtion method of 2-port wveguide DUT Wenqing Luo, Anyong Hu, Ki Liu nd Xi Chen chool of Electronics nd Informtion

More information

To provide data transmission in indoor

To provide data transmission in indoor Hittite Journl of Science nd Engineering, 2018, 5 (1) 25-29 ISSN NUMBER: 2148-4171 DOI: 10.17350/HJSE19030000074 A New Demodultor For Inverse Pulse Position Modultion Technique Mehmet Sönmez Osmniye Korkut

More information

The Discussion of this exercise covers the following points:

The Discussion of this exercise covers the following points: Exercise 4 Bttery Chrging Methods EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the different chrging methods nd chrge-control techniques commonly used when chrging Ni-MI

More information

Localization of Latent Image in Heterophase AgBr(I) Tabular Microcrystals

Localization of Latent Image in Heterophase AgBr(I) Tabular Microcrystals Interntionl ymposium on ilver Hlide Technology Locliztion of Ltent Imge in Heterophse AgBr(I) Tulr Microcrystls Elen V. Prosvirkin, Aigul B. Aishev, Timothy A. Lrichev, Boris A. echkrev Kemerovo tte University,

More information

Safe Inter-domain Routing under Diverse Commercial Agreements

Safe Inter-domain Routing under Diverse Commercial Agreements University of Pennsylvni ScholrlyCommons Deprtmentl Ppers (ESE) Deprtment of Electricl & Systems Engineering 5-4-2010 Sfe Inter-omin Routing uner Diverse Commercil Agreements Yong Lio University of Msschusetts

More information

Chapter 2 Literature Review

Chapter 2 Literature Review Chpter 2 Literture Review 2.1 ADDER TOPOLOGIES Mny different dder rchitectures hve een proposed for inry ddition since 1950 s to improve vrious spects of speed, re nd power. Ripple Crry Adder hve the simplest

More information

SMALL SIGNAL MODELING OF DC-DC POWER CONVERTERS BASED ON SEPARATION OF VARIABLES

SMALL SIGNAL MODELING OF DC-DC POWER CONVERTERS BASED ON SEPARATION OF VARIABLES SMA SGNA MOENG OF CC POWER CONERTERS BASE ON SEPARATON OF ARABES BY NG POH KEONG (B.S.E.E, University of Kentucky, USA) EPARTMENT OF EECTRCA AN COMPUTER ENGNEERNG A THESS SUBMTTE FOR THE EGREE OF MASTER

More information

Regular languages can be expressed as regular expressions.

Regular languages can be expressed as regular expressions. Regulr lnguges cn e expressed s regulr expressions. A generl nondeterministic finite utomton (GNFA) is kind of NFA such tht: There is unique strt stte nd is unique ccept stte. Every pir of nodes re connected

More information

Experimental Application of H Output-Feedback Controller on Two Links of SCARA Robot

Experimental Application of H Output-Feedback Controller on Two Links of SCARA Robot INTERNATIONAL JOURNAL OF CONTROL, AUTOMATION AND SYSTEMS VOL.5 NO. Jnury 6 ISSN 65-877 (Print) ISSN 65-885 (Online) http://www.reserchpu.org/journl/jc/jc.html Experimentl Appliction of H Output-Feedck

More information

A COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE

A COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE A COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE Mster Thesis Division of Electronic Devices Deprtment of Electricl Engineering Linköping University y Timmy Sundström LITH-ISY-EX--05/3698--SE

More information

Algorithms for Memory Hierarchies Lecture 14

Algorithms for Memory Hierarchies Lecture 14 Algorithms for emory Hierrchies Lecture 4 Lecturer: Nodri Sitchinv Scribe: ichel Hmnn Prllelism nd Cche Obliviousness The combintion of prllelism nd cche obliviousness is n ongoing topic of reserch, in

More information

Proposed Cable Tables for SAS2

Proposed Cable Tables for SAS2 Tle 50 Requirements for internl le ssemlies using SASDrive onnetors n kplnes. Requirement, Units 1,5 Gps 3Gps 6 Gps Bulk le or kplne:, Differentil impene ohm 100 ± 10 100 g Common-moe impene ohm 32,5 ±

More information

Safety Relay Unit. Main contacts Auxiliary contact Number of input channels Rated voltage Model Category. possible 24 VAC/VDC G9SA-501.

Safety Relay Unit. Main contacts Auxiliary contact Number of input channels Rated voltage Model Category. possible 24 VAC/VDC G9SA-501. Sfety Rely Unit The Series Offers Complete Line-up of Compct Units. Four kinds of -mm wide Units re ville: A -pole model, -pole model, nd models with poles nd OFF-dely poles, s well s Two-hnd ler. Simple

More information

Understanding Basic Analog Ideal Op Amps

Understanding Basic Analog Ideal Op Amps Appliction Report SLAA068A - April 2000 Understnding Bsic Anlog Idel Op Amps Ron Mncini Mixed Signl Products ABSTRACT This ppliction report develops the equtions for the idel opertionl mplifier (op mp).

More information

THE STUDY OF INFLUENCE CORE MATERIALS ON TECHNOLOGICAL PROPERTIES OF UNIVERSAL BENTONITE MOULDING MATERIALS. Matej BEZNÁK, Vladimír HANZEN, Ján VRABEC

THE STUDY OF INFLUENCE CORE MATERIALS ON TECHNOLOGICAL PROPERTIES OF UNIVERSAL BENTONITE MOULDING MATERIALS. Matej BEZNÁK, Vladimír HANZEN, Ján VRABEC THE STUDY OF INFLUENCE CORE MATERIALS ON TECHNOLOGICAL PROPERTIES OF UNIVERSAL BENTONITE MOULDING MATERIALS Mtej BEZNÁK, Vldimír HANZEN, Ján VRABEC Authors: Mtej Beznák, Assoc. Prof. PhD., Vldimír Hnzen,

More information

Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis

Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis Computing Logic-Stge Delys Using Circuit Simultion nd Symolic Elmore Anlysis Clyton B. McDonld Rndl E. Brynt Deprtment of Electricl nd Computer Engineering Crnegie Mellon University, Pittsurgh, PA 15213

More information

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM A ovel Bck EMF Zero Crossing Detection of Brushless DC Motor Bsed on PWM Zhu Bo-peng Wei Hi-feng School of Electricl nd Informtion, Jingsu niversity of Science nd Technology, Zhenjing 1003 Chin) Abstrct:

More information

Student Book SERIES. Patterns and Algebra. Name

Student Book SERIES. Patterns and Algebra. Name E Student Book 3 + 7 5 + 5 Nme Contents Series E Topic Ptterns nd functions (pp. ) identifying nd creting ptterns skip counting completing nd descriing ptterns predicting repeting ptterns predicting growing

More information

The Design and Verification of A High-Performance Low-Control-Overhead Asynchronous Differential Equation Solver

The Design and Verification of A High-Performance Low-Control-Overhead Asynchronous Differential Equation Solver he Design nd Verifiction of A High-Performnce Low-Control-Overhed Asynchronous Differentil Eqution Solver Kenneth Y. Yun, Memer, IEEE, Peter A. Beerel, Memer, IEEE, Vid Vkilotojr, Student Memer, IEEE,

More information

Proceedings of Meetings on Acoustics

Proceedings of Meetings on Acoustics Proceedings of Meetings on Acoustics Volume 19, 2013 http://cousticlsociety.org/ ICA 2013 Montrel Montrel, Cnd 2-7 June 2013 Signl Processing in Acoustics Session 4SP: Sensor Arry Bemforming nd Its Applictions

More information

PROGRAMMING MANUAL MTMA/01 MTMV/01 FB00329-EN

PROGRAMMING MANUAL MTMA/01 MTMV/01 FB00329-EN RMMING MNUL MTM/01 MTMV/01 FB00329-EN Generl precutions Red the instructions crefully efore eginning the instlltion nd crry out the ctions s specified y the mnufcturer. The instlltion, progrmming, commissioning

More information

Eliminating Non-Determinism During Test of High-Speed Source Synchronous Differential Buses

Eliminating Non-Determinism During Test of High-Speed Source Synchronous Differential Buses Eliminting Non-Determinism During of High-Speed Source Synchronous Differentil Buses Abstrct The t-speed functionl testing of deep sub-micron devices equipped with high-speed I/O ports nd the synchronous

More information

LATEST CALIBRATION OF GLONASS P-CODE TIME RECEIVERS

LATEST CALIBRATION OF GLONASS P-CODE TIME RECEIVERS LATEST CALIBRATION OF GLONASS P-CODE TIME RECEIVERS A. Fos 1, J. Nwroci 2, nd W. Lewndowsi 3 1 Spce Reserch Centre of Polish Acdemy of Sciences, ul. Brtyc 18A, 00-716 Wrsw, Polnd; E-mil: fos@c.ww.pl; Tel.:

More information

A Slot-Asynchronous MAC Protocol Design for Blind Rendezvous in Cognitive Radio Networks

A Slot-Asynchronous MAC Protocol Design for Blind Rendezvous in Cognitive Radio Networks Globecom 04 - Wireless Networking Symposium A Slot-Asynchronous MAC Protocol Design for Blind Rendezvous in Cognitive Rdio Networks Xingy Liu nd Jing Xie Deprtment of Electricl nd Computer Engineering

More information

CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005

CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005 CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005 EXPERIMENT 1 FUNDAMENTALS 1. GOALS : Lern how to develop cr lrm digitl circuit during which the following re introduced : CS2204 l fundmentls, nd

More information

A Circuit Level Fault Model for Resistive Shorts of MOS Gate Oxide

A Circuit Level Fault Model for Resistive Shorts of MOS Gate Oxide Circuit Level Fault Moel for esistive Shorts of MOS Gate Oxie Xiang Lu, Zhuo Li, Wangqi Qiu, D. M. H. Walker an Weiping Shi Dept. of Electrical Engineering Texas &M University College Station, TX 77843-34,

More information

Power-Aware FPGA Logic Synthesis Using Binary Decision Diagrams

Power-Aware FPGA Logic Synthesis Using Binary Decision Diagrams Power-Awre FPGA Logic Synthesis Using Binry Decision Digrms Kevin Oo Tinmung, Dvid Howlnd, nd Russell Tessier Deprtment of Electricl nd Computer Engineering University of Msschusetts Amherst, MA 01003

More information

Redundancy Data Elimination Scheme Based on Stitching Technique in Image Senor Networks

Redundancy Data Elimination Scheme Based on Stitching Technique in Image Senor Networks Sensors & Trnsducers 204 by IFSA Publishing, S. L. http://www.sensorsportl.com Redundncy Dt Elimintion Scheme Bsed on Stitching Technique in Imge Senor Networks hunling Tng hongqing Technology nd Business

More information

Implementation of Different Architectures of Forward 4x4 Integer DCT For H.264/AVC Encoder

Implementation of Different Architectures of Forward 4x4 Integer DCT For H.264/AVC Encoder Implementtion of Different Architectures of Forwrd 4x4 Integer DCT For H.64/AVC Encoder Bunji Antoinette Ringnyu, Ali Tngel, Emre Krulut 3 Koceli University, Institute of Science nd Technology, Koceli,

More information

Interference Cancellation Method without Feedback Amount for Three Users Interference Channel

Interference Cancellation Method without Feedback Amount for Three Users Interference Channel Open Access Librry Journl 07, Volume, e57 ISSN Online: -97 ISSN Print: -9705 Interference Cncelltion Method without Feedbc Amount for Three Users Interference Chnnel Xini Tin, otin Zhng, Wenie Ji School

More information

Figure 2.14: Illustration of spatial frequency in image data. a) original image, f(x,y), b) plot of f(x) for the transect across image at the arrow.

Figure 2.14: Illustration of spatial frequency in image data. a) original image, f(x,y), b) plot of f(x) for the transect across image at the arrow. CEE 615: DIGITL IMGE PROCESSING Topic 2: The Digitl Imge 2-1 Fourier Trnsform full escription of the istribution of sptil frequencies in n imge is given by the twoimensionl Fourier trnsform of the imge.

More information

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad Hll Ticket No Question Pper Code: AEC009 INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigl, Hyderd - 500 043 MODEL QUESTION PAPER Four Yer B.Tech V Semester End Exmintions, Novemer - 2018 Regultions:

More information

arxiv: v1 [cs.cc] 29 Mar 2012

arxiv: v1 [cs.cc] 29 Mar 2012 Solving Mhjong Solitire ords with peeking Michiel de Bondt rxiv:1203.6559v1 [cs.cc] 29 Mr 2012 Decemer 22, 2013 Astrct We first prove tht solving Mhjong Solitire ords with peeking is NPcomplete, even if

More information

Magnetic monopole field exposed by electrons

Magnetic monopole field exposed by electrons Mgnetic monopole field exposed y electrons A. Béché, R. Vn Boxem, G. Vn Tendeloo, nd J. Vereeck EMAT, University of Antwerp, Groenenorgerln 171, 22 Antwerp, Belgium Opticl xis Opticl xis Needle Smple Needle

More information

Aquauno Select MINUTES. (duration) FREQUENCY LED. OFF 8h AQUAUNO SELECT 5 MIN FREQUENCY. the timer is being programmed;

Aquauno Select MINUTES. (duration) FREQUENCY LED. OFF 8h AQUAUNO SELECT 5 MIN FREQUENCY. the timer is being programmed; Aquuno Select Pg. INSTALLATION. Attch the timer to cold wter tp, following these simple instructions. Do not instll the timer in pit or vlve ox, elow ground level or indoors. Do not use the timer with

More information

Automatic Synthesis of Compressor Trees: Reevaluating Large Counters

Automatic Synthesis of Compressor Trees: Reevaluating Large Counters Automtic Snthesis of Compressor Trees: Reevluting Lrge Counters Aj K. Verm AjKumr.Verm@epfl.ch Polo Ienne Polo.Ienne@epfl.ch Ecole Poltechnique Fédérle de Lusnne (EPFL) School of Computer nd Communiction

More information

THIS LECTURE looks at bell ringing (the posh name is Tintinnalogia) which as. WE NORMALLY think of a bell as hanging mouth down. If we swing the bell,

THIS LECTURE looks at bell ringing (the posh name is Tintinnalogia) which as. WE NORMALLY think of a bell as hanging mouth down. If we swing the bell, 7 Bells THIS LECTURE looks t ell ringing (the posh nme is Tintinnlogi) whih s n orgnize tivity hs een roun for long time. Inee, n importnt ook y Stemn on the sujet ws pulishe in 1668 (two yers fter the

More information

On Dual-Rail Control Logic for Enhanced Circuit Robustness

On Dual-Rail Control Logic for Enhanced Circuit Robustness On Dul-Ril ontrol Logic for Enhnced ircuit Roustness Andrey Mokhov, Victor Khomenko, Dnil Sokolov, Ale Ykovlev School of omputing Science, Newcstle University, UK School of Electricl, Electronic nd omputer

More information

G9SA. Safety Relay Unit. The G9SA Series Offers a Complete Line-up of Compact Units. Model Number Structure

G9SA. Safety Relay Unit. The G9SA Series Offers a Complete Line-up of Compact Units. Model Number Structure Sfety Rely Unit G9 CSM_G9_DS_E The G9 Series Offers Complete Line-up of Compct Units. Four kinds of -mm wide Units re ville: A -pole model, -pole model, nd models with poles nd OFF-dely poles, s well s

More information

CAL. NX15 DUO-DISPLAY QUARTZ

CAL. NX15 DUO-DISPLAY QUARTZ L. NX15 UO-ISPLY QURTZ l nlogue time disply l igitl time nd clendr l hronogrph l Tchymeter l t recll function l lrm l Illuminting light (Electroluminescent pnel) ENGLISH Illuminting light (TIME/LENR mode

More information

B inary classification refers to the categorization of data

B inary classification refers to the categorization of data ROBUST MODULAR ARTMAP FOR MULTI-CLASS SHAPE RECOGNITION Chue Poh Tn, Chen Chnge Loy, Weng Kin Li, Chee Peng Lim Abstrct This pper presents Fuzzy ARTMAP (FAM) bsed modulr rchitecture for multi-clss pttern

More information

Available online at ScienceDirect. Procedia Engineering 89 (2014 )

Available online at   ScienceDirect. Procedia Engineering 89 (2014 ) Aville online t www.sciencedirect.com ScienceDirect Procedi Engineering 89 (2014 ) 411 417 16th Conference on Wter Distriution System Anlysis, WDSA 2014 A New Indictor for Rel-Time Lek Detection in Wter

More information

Use of compiler optimization of software bypassing as a method to improve energy efficiency of exposed data path architectures

Use of compiler optimization of software bypassing as a method to improve energy efficiency of exposed data path architectures Guzm et l. EURASIP Journl on Emedded Systems 213, 213:9 RESEARCH Open Access Use of compiler optimiztion of softwre ypssing s method to improve energy efficiency of exposed dt pth rchitectures Vldimír

More information

Design And Implementation Of Luo Converter For Electric Vehicle Applications

Design And Implementation Of Luo Converter For Electric Vehicle Applications Design And Implementtion Of Luo Converter For Electric Vehicle Applictions A.Mnikndn #1, N.Vdivel #2 ME (Power Electronics nd Drives) Deprtment of Electricl nd Electronics Engineering Sri Shkthi Institute

More information

Lecture 20. Intro to line integrals. Dan Nichols MATH 233, Spring 2018 University of Massachusetts.

Lecture 20. Intro to line integrals. Dan Nichols MATH 233, Spring 2018 University of Massachusetts. Lecture 2 Intro to line integrls Dn Nichols nichols@mth.umss.edu MATH 233, Spring 218 University of Msschusetts April 12, 218 (2) onservtive vector fields We wnt to determine if F P (x, y), Q(x, y) is

More information

SOLVING TRIANGLES USING THE SINE AND COSINE RULES

SOLVING TRIANGLES USING THE SINE AND COSINE RULES Mthemtics Revision Guides - Solving Generl Tringles - Sine nd Cosine Rules Pge 1 of 17 M.K. HOME TUITION Mthemtics Revision Guides Level: GCSE Higher Tier SOLVING TRIANGLES USING THE SINE AND COSINE RULES

More information

Dokic: A Review on Energy Efficient CMOS Digital Logic

Dokic: A Review on Energy Efficient CMOS Digital Logic ETASR - Engineering, Technology & Applied Science Reserch ol. 3, o. 6, 013, 55-561 55 A Review on Energy Efficient CMOS Digitl Logic Brnko L. Dokić University of Bnj Luk Fculty of Electricl Engineering

More information

Y9.ET1.3 Implementation of Secure Energy Management against Cyber/physical Attacks for FREEDM System

Y9.ET1.3 Implementation of Secure Energy Management against Cyber/physical Attacks for FREEDM System Y9.ET1.3 Implementtion of Secure Energy ngement ginst Cyber/physicl Attcks for FREED System Project Leder: Fculty: Students: Dr. Bruce cillin Dr. o-yuen Chow Jie Dun 1. Project Gols Develop resilient cyber-physicl

More information

GLONASS PhaseRange biases in RTK processing

GLONASS PhaseRange biases in RTK processing ASS PhseRnge ises in RTK proessing Gle Zyrynov Ashteh Workshop on GSS Bises 202 Bern Switzerlnd Jnury 8-9 202 Sope Simplified oservtion models for Simplified oservtion models for ASS FDMA speifi: lok nd

More information

GEH-2024E Supersedes GEH INSTRUCTIONS MULTICONTACT AUXILARY RELAY. TYPE HFASl. www. ElectricalPartManuals. com. GENERAL fl ELECTRIC

GEH-2024E Supersedes GEH INSTRUCTIONS MULTICONTACT AUXILARY RELAY. TYPE HFASl. www. ElectricalPartManuals. com. GENERAL fl ELECTRIC INSTRUCTIONS MULTICONTACT AUXILARY RELAY TYPE HFASl GENERAL fl ELECTRIC E Supersedes 0 MULTICONTACT AUXILIARY RELAY TYPE HFASl DESCRIPTION The HFASl relys re instntneous, hinged-rmture, multi-contct, uxiliry

More information

Timing Macro-modeling of IP Blocks with Crosstalk

Timing Macro-modeling of IP Blocks with Crosstalk Timing Mcro-modeling of IP Blocks with Crosstlk Ruiming Chen nd Hi Zhou Electricl nd Computer Engineering Northwestern Universit Evnston, IL 60208 Astrct With the increse of design compleities nd the decrese

More information

High Speed On-Chip Interconnects: Trade offs in Passive Termination

High Speed On-Chip Interconnects: Trade offs in Passive Termination High Speed On-Chip Interconnects: Trde offs in Pssive Termintion Rj Prihr University of Rochester, NY, USA prihr@ece.rochester.edu Abstrct In this pper, severl pssive termintion schemes for high speed

More information

Spiral Tilings with C-curves

Spiral Tilings with C-curves Spirl Tilings with -curves Using ombintorics to Augment Trdition hris K. Plmer 19 North Albny Avenue hicgo, Illinois, 0 chris@shdowfolds.com www.shdowfolds.com Abstrct Spirl tilings used by rtisns through

More information

Design of a Variable Reactor for Load Balancing and Harmonics Elimination

Design of a Variable Reactor for Load Balancing and Harmonics Elimination Design of Vrile Rector for Lo Blncing n Hrmonics Elimintion H Dlvn, S W Su n Q P H Fculty of Engineering, University of echnology, Syney Browy, NSW 7, Austrli Emil: {hlvn, stevensu, qungh}@engutseuu Abstrct-his

More information

Energy Harvesting Two-Way Channels With Decoding and Processing Costs

Energy Harvesting Two-Way Channels With Decoding and Processing Costs IEEE TRANSACTIONS ON GREEN COMMUNICATIONS AND NETWORKING, VOL., NO., MARCH 07 3 Energy Hrvesting Two-Wy Chnnels With Decoding nd Processing Costs Ahmed Arf, Student Member, IEEE, Abdulrhmn Bknin, Student

More information

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter Journl of Electrotechnology, Electricl Engineering nd Mngement (2017) Vol. 1, Number 1 Clusius Scientific Press, Cnd Fuzzy Logic Controller for Three Phse PWM AC-DC Converter Min Muhmmd Kml1,, Husn Ali2,b

More information

Operation Manual. Addendum. Embroidery Machine. Product Code: 884-T13

Operation Manual. Addendum. Embroidery Machine. Product Code: 884-T13 Emroidery Mchine Opertion Mnul Addendum Product Code: 884-T13 Be sure to red this document efore using the mchine. We recommend tht you keep this document nery for future reference. ABOUT THIS MANUAL ABOUT

More information

CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN fall 2008

CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN fall 2008 CS224 DIGITAL LOGIC & STATE MACHINE DESIGN fll 28 STAND ALONE XILINX PROJECT 2-TO- MULTIPLEXER. Gols : Lern how to develop stnd lone 2-to- multiplexer () Xilinx project during which the following re introduced

More information

Specifying Data-Flow Requirements for the Automated Composition of Web Services

Specifying Data-Flow Requirements for the Automated Composition of Web Services Specifying Dt-Flow Requirements for the Automted Composition of We Services Annpol Mrconi ITC-Irst - Trento - Itly mrconi@itc.it Mrco Pistore University of Trento - Itly pistore@dit.unitn.it Polo Trverso

More information

A Development of Earthing-Resistance-Estimation Instrument

A Development of Earthing-Resistance-Estimation Instrument A Development of Erthing-Resistnce-Estimtion Instrument HITOSHI KIJIMA Abstrct: - Whenever erth construction work is done, the implnted number nd depth of electrodes hve to be estimted in order to obtin

More information

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION Exercise 1-1 The Sine Wve EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the notion of sine wve nd how it cn be expressed s phsor rotting round the center of circle. You

More information

The Math Learning Center PO Box 12929, Salem, Oregon Math Learning Center

The Math Learning Center PO Box 12929, Salem, Oregon Math Learning Center Resource Overview Quntile Mesure: Skill or Concept: 300Q Model the concept of ddition for sums to 10. (QT N 36) Model the concept of sutrction using numers less thn or equl to 10. (QT N 37) Write ddition

More information

Module 9. DC Machines. Version 2 EE IIT, Kharagpur

Module 9. DC Machines. Version 2 EE IIT, Kharagpur Module 9 DC Mchines Version EE IIT, Khrgpur esson 40 osses, Efficiency nd Testing of D.C. Mchines Version EE IIT, Khrgpur Contents 40 osses, efficiency nd testing of D.C. mchines (esson-40) 4 40.1 Gols

More information

EY-AM 300: novanet BACnet application master, modunet300

EY-AM 300: novanet BACnet application master, modunet300 Product dt sheet 96.010 EY-AM 300: novnet BACnet ppliction mster, modunet300 How energy efficiency is improved Open communiction for interoperle opertion of the entire optimised plnt. Fetures Prt of the

More information

Design and Development of 8-Bits Fast Multiplier for Low Power Applications

Design and Development of 8-Bits Fast Multiplier for Low Power Applications IACSIT Interntionl Journl of Engineering nd Technology, Vol. 4, No. 6, Decemer 22 Design nd Development of 8-Bits Fst Multiplier for Low Power Applictions Vsudev G. nd Rjendr Hegdi, Memer, IACSIT proportionl

More information