Power supply IA Ordinary current ID operation Input *1 I IL V I = 0 V leakage current I IH V I = V D
|
|
- Gabriel Hood
- 6 years ago
- Views:
Transcription
1 Data Pack H Issued March Data Sheet Modem IC 6929 CCITT V21 data format RS stock number The 6926 is 300 bit per second chip modem designed to transmit and receive serial binary data over a switched telephone network using frequency shift keyed (FSK) modulation. CCITT V21 data format allows compatibility with equipment operating to this standard. All the necessary modulation, demodulation and filtering to implement a serial, asynchronous communications link are included on-chip. Absolute maximum ratings Power supply voltage + 112V (V A ) -0.3 to +15V +5V (V D ) -0.3 to +7V Analogue input voltage -0.3 to VA + 0.3V Digital input voltage -0.3 to VD + 0.3V Storage temperature range -55 to C Operating temperature range 0 to +70 C Features CCITT V21 compatible Full duplex (2-wire) operation Data rate up to 300b/s Originate and answer modes Filtering, modulation, demodulation on-chip Full DTE interface Low power CMOS construction TTL compatible digital interface. ATTENTION OBSERVE PRECAUTIONS FOR HANDLING ELECTROSTATIC SENSITIVE DEVICES Electrical characteristics dc and digital interface (VA = 12V ± 10%, VD = 5V ±5%, Ta = 0 ~ 70 C) Parameter Symbol Condition Min Typ Max Unit Power supply IA Ordinary current ID operation Input *1 I IL V I = 0 V leakage current I IH V I = V D *1 V IL Input voltage V IH 2.2 VD *2 V OL I OL = 1.6mA Output voltage V OH I OH = 400µA 0.8 x VD VD ma µa V V *1 * LT,CC,RS1,RS2,XD,CD2,RD2,M,FT,T S1,T S2 *2 * CLK,CS,RD,CD1,CD2,RD1 *CD2 is I/O terminal
2 Recommended operating conditions Parameter Symbol Condition Min Typ Max Unit Power supply voltage VA With respect to AG Analogue VA + 12V VD With respect to DG V Digital VD +5V AG,DG 0 Operating temperature T OP 0 70 C CRYSTAL MHz R1 Transformer 600 Ω impedance = 600Ω R2 51 R3 51 R4 51 R5 51 R6 51 R8 51 R8 33 R9 51 C0 C C2 2.2 C3 1.0 C C5 10 C6 10 Application circuits using above conditions are provided in Figure 6 Analogue interface characteristics (VA = 12V ± 10%, VD = 5V ± 5%, Ta = 0 ~ 70 C) Parameter Symbol Condition Min Typ Max Unit Transmit carrier out (a o ) ORIGINATE Mark MODE 1 f OM Carrier Space fcrystal = f OS frequency MHz Hz ANSWER Mark MODE 1 f AM Carrier Space frequency 0 f AS Output resistance ROXA 200 Ω Load resistance RLXA 50 kω Load capacitance CLXA 100 pf Transmit level VOXA *1 dbm Output VA -1 VA VA +1 V offset voltage VOSX Out-of-band energy (referred to carrier level) E OX C 1 = 0.047µF Refer to Figure 2 db Receive carrier input (A IN ) Input resistance R IRA 100 kω Receive signal level range V IRA 48 6 *1 dbm Carrier ON V CD ON R8 = 33kΩ *2 43 detect level OFF V CD OFF R9 = 51kΩ 48 Carrier detect hysteresis H YS V CD ON - V CD OFF 2 db kω µf 2 Note: *1. OdBm = Vrms *2. The resistor values are typical.
3 Receive filter ORIG MODE ~1900Hz Group delay D DL ANS. 930 distortion MODE. ~1200Hz 850 µs Adjacent channel rejection L AC V AIN = 6dBm 50 db Figure 1 Block diagram Figure 2 Out-of-band energy referred to carrier level (C 1 = µf) 3
4 Figure 3 Low band filter Figure 4 High band filter Demodulated bit characteristics (VA = 12V ± 10%, VD = 5V ±5%, T a = 0 ~ 70 C) Parameter Symbol Condition Min Typ Max Unit Peak inter-symbol ID Back-to-back over input signal distortion range 6 to 40dBm. 511-bit test pattern 6 % Bit error rate BER Back-to-back with 0.3 ~ 3.4kHz flat noise. Receive signal level -25dBm. 511-bit test S/N pattern (db) Timing characteristics (VA = 12V ± 10%, VD = 5V±5%, T a = 0 ~ 70 C) Parameter Symbol Condition TS2 TS1 Min Typ Max Unit RS/CS delay time TRC ON RS1 = '0' CS = '0' External delay timer TRC OFF RS1 = '1' CS = '1' * * CD/ON TCD ON delay time ms 1 1 External delay timer CD/OFF TCD OFF delay time External delay timer Soft Turn-OFF time TST * * 10 Refer to Figure 5. Note: * Irrespective of I/O condition. 4
5 Figure 5 Timing diagrams Pin description Name Pin No. I/O Function Power DG 15 Ground reference of V D (digital ground) A G 19 Ground reference of V A (analogue ground) V A 24 Supply voltage (+ 12V nominal) D 26 Supply voltage (+ 5V nominal) Clocks X1 1 Master clock timing is provided by either a crystal ( MHz ± 0.01%) connected across X1 and X2 2 X2, or by an external TTL/CMOS clock driving X2 with ac coupling where X1 is left unconnected. (Figure 7). CLK 3 O 873.9Hz clock output. This clock is used to implement external delay circuits etc. Control LT 4 I Digital loop back. During digital 'High' any data sent on the XD pin will appear on the RD pin and any data sent on the RS1 pin will immediate;y appear on the CS pin. Any data demodulated from the received carrier on the AIN pin will be the modulated data to implement the transmitted carrier. In this case, sending the transmitted carrier to the phone line depends on the CC line status and not on RS1. CC 5 I During digital loopback, the data on this pin becomes a control signal for sending the transmitted carrier to the phone line in place of RS1. RS2 8 I When an external circuit gives the RS/CS delay time which is not possible within the device, this pin should be connected to the external circuit output. (Figure 8). CD1 11 O Fast carrier detection output. This pin is internally connected to the input of the built-in carrier detect delay circuit. When an external delay circuit provides the delay time which is not possible with the device alone, CD1 should be connected to the external circuit input. (Figure 8). CD2 12 I/O When an external circuit provides the carrier detect delay time which is not possible with the device alone, this pin becomes the input for the external circuit output signal. In other cases (when using the delay time within the device, the data on the TS1 or TS2 is not a digital 'High ), this pin becomes the Carrier-Detect signal output. RD1 13 O The RD1 data is demodulated data from the received carrier. RD2 is the input of the following logic circuits. (Figure 9). Usually, RD1 data is input directly to RD2. In some cases RD2 data is controlled by an NCU (Network-Control-Unit) etc. this may be required instead of the RD1 data. RD2 14 I CDR1 16 O These two pins are the output (CRD1) and inverting input (CRD2) of the buffer operational amplifier of which the noninverting input is connected to the built-in voltage reference, stabilised to variations in the supply voltage and temperature. (Figure 10). An adequate carrier-detect level can be set by CDR2 17 I selecting the ratio of R8 and R9. Therefore, the loss in the received carrier level by the phone-line transformer can be compensated for by adjusting the ratio of R 8 and R 9. R 8 + R 9 should be greater than 50kΩ. M 22 I Answer/Originate mode select. During digital 'High', the originate mode is selected. A low input selects the answer mode. FT 23 I This pin may be used for device tests only. During digital 'High", the A o pin will be connected to the receiving filter output instead of transmitting filter output. 5
6 Name Pin. No. I/O Function TS1 27 I RS/CS delay and carrier detect options are selected by TS1 and TS2 inputs. If the external timing option is required, digital 'High' should be applied to TS1 and TS2 pins and the external delay circuits used to obtain the desired delay characteristics. In this case, the CD2 pin becomes not only the input TS2 28 I for the externally delayed signal, but also the Carrier Detect output. (Figure 8). Inputs/Outputs CS 6 O Clear-to-Send signal output. A digital 'High" level indicates the 'OFF' state and a digital 'Low' indicates the ON state. This output goes 'Low" at the end of a delay (RS/CS delay) initiated when RS1 (Request-to-Send) goes 'Low'. RS1 7 I Request-to-Send signal output. A digital 'High' level indicates the 'OFF' state. A digital 'Low' level indicates the 'ON' state and instructs the modern to enter the transmit mode. This input must remain 'Low' for the duration of data transmission. 'High' turns the transmitter off. XD 9 I This is the digital data to be modulated and transmitted via AO. A digital 'High' will be transmitted as 'Mark'. A digital 'Low' will be transmitted as 'Space'. No signal appears at AO unless RS1 is 'Low". RD 10 O Serial digital data demodulated from AIN is available at this output. A digital 'High' indicates 'Mark' and a digital 'Low' indicates 'Space'. For example, under the following condition this output is forced to be a 'Mark' state because the data may be invalid. When CD2 (Carrier-detect) is in the 'OFF' state. SG2 18 O SG1 and SG2 are built-in analogue signal grounds. SG2 is used only for the Carrier-Detect function. The dc voltage of SG1 is approximately 6V, so the analogue line interface must be implemented by ac coupling. (Figure 6). To make these impedances lower and ensure device performance, it is SG1 20 O necessary to put bypass capacitors on SG1 and SG2 in close physical proximity to the device. AIN 21 I This is the input pin for the analogue signal from the phone line. The modem extracts the information in this modulated carrier and converts it into a serial data stream for presentation at RD output. A O 25 O This analogue output is the modulated carrier to be conditioned and sent over the phone line. Figure 6 Typical application circuits Notes: 1. The crystal should be wired in close physical proximity to the device. 2. High level signals should not be routed next to low level signals. 3. Bypass capacitors on V A, SG1 and SG2 should be as close to the device as possible. 4. AG and DG should be linked as close to the system ground as possible. 5. C 5 and C 6 are supply decoupling capacitors typically 10µF. 6
7 C 0, Receive C 0.047µF R 2 51kΩ R 6 (51kΩ) 1 signal level C 2 2.2µF R 3 51kΩ R 7 51kΩ C 3 1µF R 4 51kΩ R 8 (33kΩ) Carrier detect level R 1 600Ω R 5 (51kΩ) Transmit R 9 51kΩ signal level Note: The signal level on the A IN pin should not exceed -6dBm. Figure 7 Figure 8 External delay connection (A) RS/CS delay, (B)...CD/ON delay, (C)...CD/OFF delay Note: Supply voltage equals VD for all gates. * : The desired delay can be realised by selecting the appropriate bits from 4020's outputs. The number of the bits is not always 3. Each delay can be set differently from built-in delays. 7
8 Figure 9 Equivalent logic interface of the integrated modem Figure 10 External resistor connection for the setting of carrier detect level General information The telephone line allows transmission of analogue audio frequency signals, but the digital data signal, as such, cannot be passed through. For this reason, modems are required as interface to existing analogue transmission lines. The basic role of a modem is to convert digital logic signals '1' and '0' into an analogue equivalent that can be passed through a telephone line, and vice versa. A data signal (digital signal) from a data terminal is converted into an analogue audio signal, and transmitted to the modem of a receiving terminal utilising the public telephone network. At the receiving end, the analogue audio signal thus received is then converted by its modem into a corresponding digital signal and conveyed to the receiving data terminal. In this way, two distant data terminals can communicate for the exchange of data by means of modems. 8
9 Referring to Figure 11, modulation and demodulation means the conversion of digital signals into analogue and vice versa. The duplexer transmits a signal to the telephone line or receives it from the telephone line, and is designed to ignore the locally generated transmitted signal. Usually, it uses a hybrid transformer or hybrid resistor circuit consisting of two operational amplifiers, resistors and a line transformer. Modem communication systems The modem communication systems are largely divided into modes of operation. One is called the full duplex system, and the other the half-duplex system. The telephone line is a balanced two-wire circuit, and usually is called the 2-wire (2W) line. The full-duplex and half-duplex are terms which conform to the common use of this 2-wire line. a) 4-wire full-duplex communication The 4-wire half-duplex communication is another widely practiced method in which two dedicated telephone lines are used for transmission and reception, respectively. This method provides transmission and reception simultaneously, but requires two telephone lines. b) 2-wire half-duplex communication The 2-wire half-duplex communication is a method which links two terminals in either direction, but only one direction at a time. Namely, when one terminal is transmitting, the other must operate in the receiving mode. This limitation may be a drawback for certain applications. c) 2-wire full-duplex communication The 2-wire full-duplex communication is a method in which duplexers or the like are used to permit two distant terminals to work in both directions simultaneously through a 2-wire line. This method is more economical compared with 2-wire half duplex. The above three methods are schematically shown in Figure 12. Figure 13 FSK transmission Modem operation In case of manual calling, the modem is placed in the originate and voice mode (telephone line connected to the telephone handset), and a call is made using the telephone handset. When an answer is detected (ie. an answer mark tone is heard), the modem is placed in the data mode (the telephone line connected to the modem), and the indicator will light up showing that a carrier signal from the answering modem is received. Setting of the carrier detect level In the 6926, the receive carrier detect ON and OFF levels can be set within the range of -43 to -48dBm by Figure 14 Figure 11 Typical modem system adjusting the ratio of the external resistors R 8 and R 9. After adjustment, the voltage between Pin 16 (CDR1) and Pin 18 (SG2) will be about 3V. Since the input signal level is referenced to Pin 21 (A IN ) of the LSI, it may have to be amplified if attenuated by a line transformer, etc. Figure 15 Figure 12 Modem communication systems Figure 16 is a simplified drawing of Figure 15. 9
10 Figure 16 GR 1 + R 3 R2 2 +6dB AR R 7 1/2 6db R 6 + R 7 Typical Design Values GT R 5 1 0dB R 4 The information provided in RS technical literature is believed to be accurate and reliable; however, RS Components assumes no responsibility for inaccuracies or omissions, or for the use of this information, and all use of such information shall be entirely at the user s own risk. No responsibility is assumed by RS Components for any infringements of patents or other rights of third parties which may result from its use. Specifications shown in RS Components technical literature are subject to change without notice. RS Components, PO Box 99, Corby, Northants, NN17 9RS Telephone: An Electrocomponents Company RS Components 1997
XR FSK Modem Filter FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION FEATURES ORDERING INFORMATION APPLICATIONS SYSTEM DESCRIPTION
FSK Modem Filter GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM The XR-2103 is a Monolithic Switched-Capacitor Filter designed to perform the complete filtering function necessary for a Bell 103 Compatible
More informationMC145443DW MC145443P. Freescale Semiconductor, Inc. MC145442
Freescale Semiconductor, Inc. The MC45442 and MC4544 silicongate CMOS singlechip lowspeed modems contain a complete frequency shift keying (FSK) modulator, demodulator, and filter. These devices are with
More informationQuad 12-Bit Digital-to-Analog Converter (Serial Interface)
Quad 1-Bit Digital-to-Analog Converter (Serial Interface) FEATURES COMPLETE QUAD DAC INCLUDES INTERNAL REFERENCES AND OUTPUT AMPLIFIERS GUARANTEED SPECIFICATIONS OVER TEMPERATURE GUARANTEED MONOTONIC OVER
More information±15kV ESD-Protected, 460kbps, 1µA, RS-232-Compatible Transceivers in µmax
19-191; Rev ; 1/1 ±15kV ESD-Protected, 6kbps, 1µA, General Description The are low-power, 5V EIA/TIA- 3-compatible transceivers. All transmitter outputs and receiver inputs are protected to ±15kV using
More informationHM9270C HM9270D HM 9270C/D DTMF RECEIVER. General Description. Features. Pin Configurations. * Connect to V SS. V DD St/GT ESt StD Q4 Q3 Q2 Q1 TOE
General Description The HM 9270C/D is a complete DTMF receiver integrating both the bandsplit filter and digital decoder functions. The filter section uses switched capacitor techniques for high- and low-group
More informationLow-Cost, Internally Powered ISOLATION AMPLIFIER
Low-Cost, Internally Powered ISOLATION AMPLIFIER FEATURES SIGNAL AND POWER IN ONE DOUBLE-WIDE (.6") SIDE-BRAZED PACKAGE 56Vpk TEST VOLTAGE 15Vrms CONTINUOUS AC BARRIER RATING WIDE INPUT SIGNAL RANGE: V
More informationDual 16-Bit DIGITAL-TO-ANALOG CONVERTER
Dual - DIGITAL-TO-ANALOG CONVERTER FEATURES COMPLETE DUAL V OUT DAC DOUBLE-BUFFERED INPUT REGISTER HIGH-SPEED DATA INPUT: Serial or Parallel HIGH ACCURACY: ±0.003% Linearity Error 14-BIT MONOTONICITY OVER
More informationHigh-Voltage, Internally Powered ISOLATION AMPLIFIER
ISO17 High-Voltage, Internally Powered ISOLATION AMPLIFIER FEATURES SIGNAL AND POWER IN ONE TRIPLE-WIDE PACKAGE 8Vpk TEST VOLTAGE 5Vrms CONTINUOUS AC BARRIER RATING WIDE INPUT SIGNAL RANGE: 1V to 1V WIDE
More information+5 V Powered RS-232/RS-422 Transceiver AD7306
a FEATURES RS-3 and RS- on One Chip Single + V Supply. F Capacitors Short Circuit Protection Excellent Noise Immunity Low Power BiCMOS Technology High Speed, Low Skew RS- Operation C to + C Operations
More informationM Precise Call Progress Tone Detector
Precise Call Progress Tone Detector Precise detection of call progress tones Linear (analog) input Digital (CMOS compatible), tri-state outputs 22-pin DIP and 20-pin SOIC Single supply 3 to 5 volt (low
More information±15kV ESD-Protected, 3.0V to 5.5V, Low-Power, up to 250kbps, True RS-232 Transceiver
19-1949; Rev ; 1/1 ±15k ESD-Protected, 3. to 5.5, Low-Power, General Description The is a 3-powered EIA/TIA-232 and.28/.24 communications interface with low power requirements, high data-rate capabilities,
More informationDATA SHEET. TDA8415 TV and VTR stereo/dual sound processor with integrated filters and I 2 C-bus control INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET TV and VTR stereo/dual sound processor with integrated filters and I 2 C-bus control File under Integrated Circuits, IC02 May 1989 with integrated filters and I 2 C-bus control
More informationXRT7295AE E3 (34.368Mbps) Integrated line Receiver
E3 (34.368Mbps) Integrated line Receiver FEATURES APPLICATIONS March 2003 Fully Integrated Receive Interface for E3 Signals Integrated Equalization (Optional) and Timing Recovery Loss-of-Signal and Loss-of-Lock
More information+3.3V-Powered, EIA/TIA-562 Dual Transceiver with Receivers Active in Shutdown
19-0198; Rev 0; 10/9 +.Powered, EIA/TIA-5 Dual Transceiver General Description The is a +.powered EIA/TIA-5 transceiver with two transmitters and two receivers. Because it implements the EIA/TIA-5 standard,
More information6-Bit A/D converter (parallel outputs)
DESCRIPTION The is a low cost, complete successive-approximation analog-to-digital (A/D) converter, fabricated using Bipolar/I L technology. With an external reference voltage, the will accept input voltages
More information. 2 SEPARATE STANDBY : REDUCED. . HIGH SPEED : 150MHz - 110V/µs UNITY GAIN STABILITY LOW OFFSET VOLTAGE : 3mV . HIGH VIDEO PERFORMANCES :
HIGH SPEED LOW POWER QUAD OPERATIONAL AMPLIFIER (WITH STANDBY POSITION). 2 SEPARATE STANDBY : REDUCED CONSUMPTION AND HIGH IMPEDANCE OUTPUTS LOW SUPPLY CURRENT : 4.5mA/amp. typ.. HIGH SPEED : 150MHz -
More informationHART Modem DS8500. Features
Rev 1; 2/09 EVALUATION KIT AVAILABLE General Description The is a single-chip modem with Highway Addressable Remote Transducer (HART) capabilities and satisfies the HART physical layer requirements. The
More informationHigh Speed, +5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203
a FEATURES kb Transmission Rate ADM: Small (. F) Charge Pump Capacitors ADM: No External Capacitors Required Single V Power Supply Meets EIA--E and V. Specifications Two Drivers and Two Receivers On-Board
More informationLow-Cost, High-Voltage, Internally Powered OUTPUT ISOLATION AMPLIFIER
Low-Cost, High-Voltage, Internally Powered OUTPUT ISOLATION AMPLIFIER FEATURES SELF-CONTAINED ISOLATED SIGNAL AND OUTPUT POWER SMALL PACKAGE SIZE: Double-Wide (.6") Sidebraze DIP CONTINUOUS AC BARRIER
More informationSAMPLE/HOLD AMPLIFIER
SAMPLE/HOLD AMPLIFIER FEATURES FAST (µs max) ACQUISITION TIME (1-bit) APERTURE JITTER: 00ps POWER DISSIPATION: 300mW COMPATIBLE WITH HIGH RESOLUTION A/D CONVERTERS ADC7, PCM75, AND ADC71 DESCRIPTION The
More informationDS275S. Line-Powered RS-232 Transceiver Chip PIN ASSIGNMENT FEATURES ORDERING INFORMATION
Line-Powered RS-232 Transceiver Chip FEATURES Low power serial transmitter/receiver for battery-backed systems Transmitter steals power from receive signal line to save power Ultra low static current,
More informationOBSOLETE TTL/CMOS INPUTS* TTL/CMOS OUTPUTS TTL/CMOS TTL/CMOS OUTPUTS DO NOT MAKE CONNECTIONS TO THESE PINS INTERNAL 10V POWER SUPPLY
a FEATURES kb Transmission Rate ADM: Small (. F) Charge Pump Capacitors ADM3: No External Capacitors Required Single V Power Supply Meets EIA-3-E and V. Specifications Two Drivers and Two Receivers On-Board
More informationA5191HRT. AMIS HART Modem. 1.0 Features. 2.0 Description XXXXYZZ A5191HRTP XXXXYZZ A5191HRTL
1.0 Features Can be used in designs presently using the SYM20C15 Single-chip, half-duplex 1200 bits per second FSK modem Bell 202 shift frequencies of 1200 Hz and 2200 Hz 3.3V - 5.0V power supply Transmit-signal
More informationFSK DEMODULATOR / TONE DECODER
FSK DEMODULATOR / TONE DECODER GENERAL DESCRIPTION The is a monolithic phase-locked loop (PLL) system especially designed for data communications. It is particularly well suited for FSK modem applications,
More informationM-991 Call Progress Tone Generator
Call Progress Tone Generator Generates standard call progress tones Digital input control Linear (analog) output Power output capable of driving standard line 14-pin DIP and 16-pin SOIC package types Single
More information64-Macrocell MAX EPLD
43B CY7C343B Features 64 MAX macrocells in 4 LABs 8 dedicated inputs, 24 bidirectional pins Programmable interconnect array Advanced 0.65-micron CMOS technology to increase performance Available in 44-pin
More information+Denotes lead-free package. *EP = Exposed paddle. V CC GND AGND AV CC GND I 2 C INTERFACE. -35dB TO +25dB GAIN AUDIO SOURCE AUDIO AMPLIFIER DS4420
Rev ; 9/6 I 2 C Programmable-Gain Amplifier General Description The is a fully differential, programmable-gain amplifier for audio applications. It features a -35dB to +25dB gain range controlled by an
More information6500V/µs, Wideband, High-Output-Current, Single- Ended-to-Differential Line Drivers with Enable
99 Rev ; /99 EVALUATION KIT AVAILABLE 65V/µs, Wideband, High-Output-Current, Single- General Description The // single-ended-todifferential line drivers are designed for high-speed communications. Using
More informationBlock Diagram 2
2.5-W Stereo Audio Power Amplifier with Advanced DC Volume Control DESCRIPTOIN The EUA6021A is a stereo audio power amplifier that drives 2.5 W/channel of continuous RMS power into a 4-Ω load. Advanced
More information8-Bit A/D Converter AD673 REV. A FUNCTIONAL BLOCK DIAGRAM
a FEATURES Complete 8-Bit A/D Converter with Reference, Clock and Comparator 30 s Maximum Conversion Time Full 8- or 16-Bit Microprocessor Bus Interface Unipolar and Bipolar Inputs No Missing Codes Over
More informationCMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTER Microprocessor Compatible
CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTER Microprocessor Compatible FEATURES FOUR-QUADRANT MULTIPLICATION LOW GAIN TC: 2ppm/ C typ MONOTONICITY GUARANTEED OVER TEMPERATURE SINGLE 5V TO 15V SUPPLY
More informationPrecision Gain=10 DIFFERENTIAL AMPLIFIER
INA Precision Gain= DIFFERENTIAL AMPLIFIER FEATURES ACCURATE GAIN: ±.% max HIGH COMMON-MODE REJECTION: 8dB min NONLINEARITY:.% max EASY TO USE PLASTIC 8-PIN DIP, SO-8 SOIC PACKAGES APPLICATIONS G = DIFFERENTIAL
More informationHigh Common-Mode Rejection. Differential Line Receiver SSM2141 REV. B FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection
a FEATURES High Common-Mode Rejection DC: 100 db typ 60 Hz: 100 db typ 20 khz: 70 db typ 40 khz: 62 db typ Low Distortion: 0.001% typ Fast Slew Rate: 9.5 V/ s typ Wide Bandwidth: 3 MHz typ Low Cost Complements
More informationA VERY LOW COST AND POWERFUL SOLUTION FOR V.23 APPLICATION : TS7514
SUMMARY APPLICATION NOTE A VERY LOW COST AND POWERFUL SOLUTION FOR V.23 APPLICATION : TS754 by O.LEENHARDT - R. GIRARD Page INTRODUCTION.... 2 PROGRAMMABLE MODE.... 3 2. WITH WHAT TO PROGRAM?............................
More informationSD2017 Low Power HART TM Modem
NC OCBIAS TEST10 VSSA A NC NC TEST4 TEST3 TEST2 TEST1 TEST12 OCD ORXD Low Power HART TM Modem Feature Meets HART physical layer requirements Single chip, half duplex 1200 bps FSK modem Bell 202 shift frequencies
More informationQuad Audio Switch REV. B BLOCK DIAGRAM OF ONE SWITCH CHANNEL
a FEATURES CIickless Bilateral Audio Switching Four SPST Switches in a -Pin Package Ultralow THD+N:.8% @ khz ( V rms, R L = k ) Low Charge Injection: 3 pc typ High OFF Isolation: db typ (R L = k @ khz)
More informationLOW POWER QUAD OPERATIONAL AMPLIFIERS General Description. Features. Applications
General Description Features The consists of four independent, high gain and internally frequency compensated operational amplifiers. It is specifically designed to operate from a single power supply.
More informationMM74HC Baud Modem
MM74HC942 300 Baud Modem General Description The MM74HC942 is a full duplex low speed modem It provides a 300 baud bidirectional serial interface for data communication over telephone lines and other narrow
More informationImproved Second Source to the EL2020 ADEL2020
Improved Second Source to the EL ADEL FEATURES Ideal for Video Applications.% Differential Gain. Differential Phase. db Bandwidth to 5 MHz (G = +) High Speed 9 MHz Bandwidth ( db) 5 V/ s Slew Rate ns Settling
More informationFEATURES APPLICATIONS TYPICAL APPLICATION. LTC1451 LTC1452/LTC Bit Rail-to-Rail Micropower DACs in SO-8 DESCRIPTION
12-Bit Rail-to-Rail Micropower DACs in SO-8 FEATRES 12-Bit Resolution Buffered True Rail-to-Rail Voltage Output 3V Operation (LTC1453), I CC : 250µA Typ 5V Operation (), I CC : 400µA Typ 3V to 5V Operation
More informationDS1202, DS1202S. Serial Timekeeping Chip FEATURES PIN ASSIGNMENT. ORDERING INFORMATION DS pin DIP DS1202S 16 pin SOIC DS1202S8 8 pin SOIC
DS22, DS22S Serial Timekeeping Chip FEATURES Real time clock counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap year compensation 2 x 8 RAM for scratchpad data
More informationST7537HS1 HOME AUTOMATION MODEM
HOME AUTOMATION MODEM HALF DUPLEX ASYNCHRONOUS 2400bps FSK MODEM Tx CARRIER FREQUENCY SYNTHESIZED FROM EXTERNAL CRYSTAL LOW DISTORTION Tx SIGNAL Rx SENSITIVITY BETTER THAN 1mVRMS CARRIER DETECTION WATCH-DOG
More informationINTRODUCTION FEATURES ORDERING INFORMATION APPLICATIONS LOW POWER DTMF RECEIVER 18 DIP 300A
LOW POWER DTMF RECEIVER INTRODUCTION The is a complete Dual Tone Multiple Frequency (DTMF) receiver that is fabricated by low power CMOS and the Switched- Capacitor Filter technology. This LSI consists
More informationMH Data Access Arrangement Preliminary Information. Features. Description. Applications. Ordering Informations
MH884 Data Access Arrangement Features FAX and Modem interface (2) ariants available with different line impedances Provides reinforced barrier to international PTT requirements Transformerless 2-4 Wire
More informationQUAD 12-BIT DIGITAL-TO-ANALOG CONVERTER (12-bit port interface)
QUAD -BIT DIGITAL-TO-ANALOG CONVERTER (-bit port interface) FEATURES COMPLETE WITH REFERENCE AND OUTPUT AMPLIFIERS -BIT PORT INTERFACE ANALOG OUTPUT RANGE: ±1V DESCRIPTION is a complete quad -bit digital-to-analog
More informationISO 2 -CMOS MT8840 Data Over Voice Modem
SO 2 -CMOS Data Over Voice Modem Features Performs ASK (amplitude shift keyed) modulation and demodulation 32 khz carrier frequency Up to 2 kbit/s full duplex data transfer rate On-chip oscillator On-chip
More informationLSI/CSI LS7560N LS7561N BRUSHLESS DC MOTOR CONTROLLER
LSI/CSI LS7560N LS7561N LSI Computer Systems, Inc. 15 Walt Whitman Road, Melville, NY 747 (631) 71-0400 FAX (631) 71-0405 UL A3800 BRUSHLESS DC MOTOR CONTROLLER April 01 FEATURES Open loop motor control
More informationLow Cost, General Purpose High Speed JFET Amplifier AD825
a FEATURES High Speed 41 MHz, 3 db Bandwidth 125 V/ s Slew Rate 8 ns Settling Time Input Bias Current of 2 pa and Noise Current of 1 fa/ Hz Input Voltage Noise of 12 nv/ Hz Fully Specified Power Supplies:
More informationSD2085 Low Power HART TM Modem
Low Power HART TM Modem Feature Single chip, half duplex 1200 bps FSK modem Meets HART physical layer requirements Bell 202 shift frequencies of 1200Hz and 2200Hz Buffered HART output for drive capability
More informationMOSA ELECTRONICS. Features. Description. MS8870 DTMF Receiver
Features Complete DTMF receiver Low power consumption Adjustable guard time Central Office Quality CMOS, Single 5V operation Description O rdering Information : 18 PIN DIP PACKAGE The is a complete DTMF
More informationRail-to-Rail, 200kHz Op Amp with Shutdown in a Tiny, 6-Bump WLP
19-579; Rev ; 12/1 EVALUATION KIT AVAILABLE Rail-to-Rail, 2kHz Op Amp General Description The op amp features a maximized ratio of gain bandwidth (GBW) to supply current and is ideal for battery-powered
More informationDS1267 Dual Digital Potentiometer Chip
Dual Digital Potentiometer Chip www.dalsemi.com FEATURES Ultra-low power consumption, quiet, pumpless design Two digitally controlled, 256-position potentiometers Serial port provides means for setting
More informationLow Power, 3.3 V, RS-232 Line Drivers/Receivers ADM3202/ADM3222/ADM1385
a FEATURES kbps Data Rate Specified at 3.3 V Meets EIA-3E Specifications. F Charge Pump Capacitors Low Power Shutdown (ADM3E and ADM35) DIP, SO, SOIC, SSOP and TSSOP Package Options Upgrade for MAX3/3
More informationCMX867 Low Power V.22 Modem
CML Microcircuits COMMUNICATION SEMICONDUCTORS Low Power V.22 Modem D/867/5 March 2004 Provisional Issue Features V.22, Bell 212A 1200/1200 or 600/600 bps DPSK V.23 1200/75, 1200/1200, 75, 1200 bps FSK
More informationICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET
DATASHEET ICS552-01 Description The ICS552-01 produces 8 low-skew copies of the multiple input clock or fundamental, parallel-mode crystal. Unlike other clock drivers, these parts do not require a separate
More information2.95W Mono Filter-less Class-D Audio Power Amplifier
.95W Mono Filter-less Class-D Audio Power Amplifier General Description The SN005 is a high efficiency,.95w mono Class-D audio power amplifier. A low noise, filter-less PWM architecture eliminates the
More informationTP3054B, TP3057B, TP13054B, TP13057B MONOLITHIC SERIAL INTERFACE COMBINED PCM CODEC AND FILTER
Complete PCM Codec and Filtering Systems Includes: Transmit High-Pass and Low-Pass Filtering Receive Low-Pass Filter With (sin x)/x Correction Active RC Noise Filters µ-law or A-Law Compatible Coder and
More informationPT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description
Features Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of - 50 MHz Output clock frequencies up to 200 MHz Peak to Peak Jitter less than 200ps over 200ns interval
More informationOBSOLETE. 16-Bit/18-Bit, 16 F S PCM Audio DACs AD1851/AD1861
a FEATURES 0 db SNR Fast Settling Permits 6 Oversampling V Output Optional Trim Allows Super-Linear Performance 5 V Operation 6-Pin Plastic DIP and SOIC Packages Pin-Compatible with AD856 & AD860 Audio
More informationCMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER
CMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER FEATURES 12-BICCURACY IN 8-PIN MINI-DIP AND 8-PIN SOIC FAST 3-WIRE SERIAL INTERFACE LOW INL AND DNL: ±1/2 LSB max GAIN ACCURACY TO ±1LSB
More informationPART MXD1013C/D MXD1013PD MXD1013UA MXD1013SE PART NUMBER EXTENSION (MXD1013 )
19-094; Rev 0; /97 -in-1 Silicon Delay Line General Description The contai three independent, monolithic, logic-buffered delay lines with delays ranging from 10 to 200. Nominal accuracy is ±2 for a 10
More informationDescription. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz
PT7C4512 Features Description Zero ppm multiplication error This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz generate a high quality, high frequency clock outputs
More informationPART TOP VIEW V EE 1 V CC 1 CONTROL LOGIC
19-1331; Rev 1; 6/98 EVALUATION KIT AVAILABLE Upstream CATV Driver Amplifier General Description The MAX3532 is a programmable power amplifier for use in upstream cable applications. The device outputs
More informationHD44105D. (Dot Matrix Liquid Crystal Graphic Display Common Driver) Description. Features. Ordering Information
(Dot atrix Liquid Crystal Graphic Display Common Driver) Description The HD44105 is a common signal driver for LCD dot matrix graphic display systems. It generates the timing signals required for display
More informationDescription TRC NC EPE GND CLS1 RRD CLS2 RBR8 SBS RBR7 PI RBR6 CRL RBR5 TBR8 RBR4 TBR7 RBR3 TBR6 RBR2 TBR5 RBR1 TBR4 PE TBR3 FE TBR2 OE TBR1 SFD
March 1997 CMOS Universal Asynchronous Receiver Transmitter (UART) Features 8.0MHz Operating Frequency (HD-6402B) 2.0MHz Operating Frequency (HD-6402R) Low Power CMOS Design Programmable Word Length, Stop
More informationNTE980 Integrated Circuit CMOS, Micropower Phase Locked Loop (PLL)
NTE980 Integrated Circuit CMOS, Micropower Phase Locked Loop (PLL) Description: The NTE980 CMOS Micropower Phase Locked Loop (PLL) consists of a low power, linear voltage controlled oscillator (VCO) and
More informationCML Semiconductor Products
CML Semiconductor Products Bell 202 Compatible Modem 1.0 Features D/614/4 October 1997 Advance Information 1200bits/sec 1/2 Duplex Bell 202 compatible Modem with: Optional 5bits/sec and 150bits/sec Back
More informationOctal, RS-232/RS-423 Line Driver ADM5170
a FEATURES Eight Single Ended Line Drivers in One Package Meets EIA Standard RS-3E, RS-3A and CCITT V./X. Resistor Programmable Slew Rate Wide Supply Voltage Range Low Power CMOS 3-State Outputs TTL/CMOS
More informationHT9170 Series Tone Receiver
Tone Receiver Features Operating voltage: 2.5V~5.5V Minimal external components No external filter is required Low standby current (Power-down mode) General Description The HT9170 series are Dual Tone
More informationPIN CONFIGURATIONS FEATURES APPLICATION ORDERING INFORMATION. FE, N Packages
DESCRIPTION The are monolithic sample-and-hold circuits which utilize high-voltage ion-implant JFET technology to obtain ultra-high DC accuracy with fast acquisition of signal and low droop rate. Operating
More informationNJM324C. Low power quad operational amplifiers
Low power quad operational amplifiers Features Wide gain bandwidth:.mhz typ. Input common-mode voltage range includes ground Large voltage gain:db typ. Very low supply current per amplifier:ua typ. Low
More informationDESCRIPTIO FEATURES APPLICATIO S. LT GHz to 2.7GHz Receiver Front End TYPICAL APPLICATIO
1.GHz to 2.GHz Receiver Front End FEATURES 1.V to 5.25V Supply Dual LNA Gain Setting: +13.5dB/ db at Double-Balanced Mixer Internal LO Buffer LNA Input Internally Matched Low Supply Current: 23mA Low Shutdown
More information3 V/5 V Low Power, Synchronous Voltage-to-Frequency Converter AD7740*
a FEATURES Synchronous Operation Full-Scale Frequency Set by External System Clock 8-Lead SOT-23 and 8-Lead microsoic Packages 3 V or 5 V Operation Low Power: 3 mw (Typ) Nominal Input Range: 0 to V REF
More informationTS358/TS2904 Single Supply Dual Operational Amplifiers
SOP-8 DIP-8 Pin assignment: 1. Output A 8. cc 2. Input A (-) 7. Output B 3. Input A (+) 6. Input B (-) 4. Gnd 5. Input B (+) General Description Utilizing the circuit designs perfected for recently introduced
More informationAPPLICATIONS FEATURES DESCRIPTION
FEATURES DIGITALLY-CONTROLLED ANALOG VOLUME CONTROL Two Independent Audio Channels Serial Control Interface Zero Crossing Detection Mute Function WIDE GAIN AND ATTENUATION RANGE +31.5dB to 95.5dB with
More informationLMV321, LMV358, LMV324 General Purpose, Low Voltage, Rail-to-Rail Output Amplifiers
www.fairchildsemi.com LMV31, LMV358, LMV34 General Purpose, Low Voltage, RailtoRail Output Amplifiers Features at.7v 80µA supply current per channel 1.MHz gain bandwidth product Output voltage range: 0.01V
More informationTP3054A, TP3057A, TP13054A, TP13057A MONOLITHIC SERIAL INTERFACE COMBINED PCM CODEC AND FILTER
Complete PCM Codec and Filtering Systems Include: Transmit High-Pass and Low-Pass Filtering Receive Low-Pass Filter With (sin x)/x Correction Active RC Noise Filters µ-law or A-Law Compatible Coder and
More informationCD74HC4067, CD74HCT4067
Data sheet acquired from Harris Semiconductor SCHS209 February 1998 CD74HC4067, CD74HCT4067 High-Speed CMOS Logic 16-Channel Analog Multiplexer/Demultiplexer [ /Title (CD74 HC406 7, CD74 HCT40 67) /Subject
More informationCA3140, CA3140A. 4.5MHz, BiMOS Operational Amplifier with MOSFET Input/Bipolar Output. Description. Features. Applications. Ordering Information
November 99 SEMICONDUCTOR CA, CAA.MHz, BiMOS Operational Amplifier with MOSFET Input/Bipolar Output Features MOSFET Input Stage - Very High Input Impedance (Z IN ) -.TΩ (Typ) - Very Low Input Current (I
More informationLCC-10 Product manual
LCC-10 Product manual Rev 1.0 Jan 2011 LCC-10 Product manual Copyright and trademarks Copyright 2010 INGENIA-CAT, S.L. / SMAC Corporation Scope This document applies to i116 motion controller in its hardware
More informationNTE1786 Integrated Circuit Frequency Lock Loop (FLL) Tuning & Control Circuit
NTE1786 Integrated Circuit Frequency Lock Loop (FLL) Tuning & Control Circuit Description: The NTE1786 is an integrated circuit in a 24 Lead DIP type package that provides closed loop digital tuning of
More informationDS14C238 Single Supply TIA/EIA x 4 Driver/Receiver
Single Supply TIA/EIA-232 4x4Driver/Receiver General Description The DS14C238 is a four driver, four receiver device which conforms to the TIA/EIA-232-E standard and CCITT V.28 recommendations. This device
More information781/ /
781/329-47 781/461-3113 SPECIFICATIONS DC SPECIFICATIONS J Parameter Min Typ Max Units SAMPLING CHARACTERISTICS Acquisition Time 5 V Step to.1% 25 375 ns 5 V Step to.1% 2 35 ns Small Signal Bandwidth 15
More informationTDA7316 FOUR BANDS DIGITAL CONTROLLED GRAPHIC EQUALIZER
TDA736 FOUR BANDS DIGITAL CONTROLLED GRAPHIC EQUALIZER VOLUME CONTROL IN.375dB STEP FOUR BANDS STEREO GRAPHIC EQUAL- IZER CENTER FREQUENCY, BANDWIDTH, MAX BOOST/CUT DEFINED BY EXTERNAL COM- PONENTS ±4dB
More informationLow-Power Quad Operational Amplifier FEATURES: DESCRIPTION: Memory. Logic Diagram. RAD-PAK technology-hardened against natural space radiation
Low-Power Quad Operational Amplifier FEATURES: RAD-PAK technology-hardened against natural space radiation Total dose hardness: - > 100 krad (Si), depending upon space mission Excellent Single Event Effects:
More informationMK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2705 Description The MK2705 provides synchronous clock generation for audio sampling clock rates derived from an MPEG stream, or can be used as a standalone clock source with a 27 MHz crystal.
More informationCMOS Integrated DTMF Receiver. Applications. Block Diagram V REF INH HIGH GROUP FILTER DIGITAL DETECTION ALGORITHM ZERO CROSSING DETECTORS
CMOS Integrated DTMF Receiver Features Full DTMF receiver Less than mw power consumption Industrial temperature range Uses quartz crystal or ceramic resonators Adjustable acquisition and release times
More informationOctal, RS-232/RS-423 Line Driver ADM5170
a FEATURES Eight Single Ended Line Drivers in One Package Meets EIA Standard RS-3E, RS-3A and CCITT V./X. Resistor Programmable Slew Rate Wide Supply Voltage Range Low Power CMOS 3-State Outputs TTL/CMOS
More informationDual operational amplifier
DESCRIPTION The 77 is a pair of high-performance monolithic operational amplifiers constructed on a single silicon chip. High common-mode voltage range and absence of latch-up make the 77 ideal for use
More informationMono Filter-less Class-D Audio Power Amplifier
SN00B 3W@5.0V Mono Filter-less Class-D Audio Power Amplifier General Description The SN00B is a high efficiency, 3W@5.0V mono filter-less Class-D audio power amplifier. A low noise, filter-less PWM architecture
More informationPhase-locked loop PIN CONFIGURATIONS
NE/SE DESCRIPTION The NE/SE is a versatile, high guaranteed frequency phase-locked loop designed for operation up to 0MHz. As shown in the Block Diagram, the NE/SE consists of a VCO, limiter, phase comparator,
More informationProgrammable Gain AMPLIFIER
PGA Programmable Gain AMPLIFIER FEATURES DIGITALLY PROGRAMABLE GAINS: G=,, V/V CMOS/TTL-COMPATIBLE INPUTS LOW GAIN ERROR: ±.5% max, G= LOW OFFSET VOLTAGE DRIFT: µv/ C LOW QUIESCENT CURRENT:.mA LOW COST
More informationTS34119 Low Power Audio Amplifier
SOP-8 Pin assignment: 1. CD 8. VO2 2. FC2 7. Gnd 3. FC1 6. Vcc 4. Vin 5. VO1 General Description The TS34119 is a low power audio amplifier, it integrated circuit intended (primarily) for telephone applications,
More informationSerial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
Serial Input 8-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER FEATURES 8-BIT MONOLITHIC AUDIO D/A CONVERTER LOW MAX THD + N: 92dB Without External Adjust 00% PIN COMPATIBLE WITH INDUSTRY STD 6-BIT PCM56P
More informationGX434 Monolithic 4x1 Video Multiplexer
Monolithic x Video Multiplexer DATA SHEET FEATURES low differential gain: 0.0% typ. at. MHz low differential phase: 0.0 deg. typ. at. MHz low insertion loss: 0.0 db max at 00 khz low disabled power consumption:.
More informationMK VCXO AND SET-TOP CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2771-16 Description The MK2771-16 is a low-cost, low-jitter, high-performance VCXO and clock synthesizer designed for set-top boxes. The on-chip Voltage Controlled Crystal Oscillator accepts
More informationMC145442B MC145443B MOTOROLA SEMICONDUCTOR TECHNICAL DATA
SEMICONDUCTOR TECHNICAL DATA Order this document by MC45442B/D The MC45442B and MC4544B silicongate CMOS singlechip low speed modems contain a complete frequency shift keying (FSK) modulator, demodulator,
More informationM-980 General Purpose Call Progress Tone Detector
General Purpose Call Progress Tone Detector The Teltone M-980 is an integrated circuit tone detector for general purpose use in automatic following of switched telephone calls. The circuit uses low-power
More informationIntegrated Powerline Communication Analog Front-End Transceiver and Line Driver
19-4736; Rev 0; 7/09 Integrated Powerline Communication Analog General Description The powerline communication analog frontend (AFE) and line-driver IC is a state-of-the-art CMOS device that delivers high
More informationLM833 Dual Audio Operational Amplifier
LM833 Dual Audio Operational Amplifier General Description The LM833 is a dual general purpose operational amplifier designed with particular emphasis on performance in audio systems. This dual amplifier
More information