LD ma very low quiescent current linear regulator IC. applications. Description. Features SOT23-5L. DFN4 1x1

Size: px

Start display at page:

Download "LD ma very low quiescent current linear regulator IC. applications. Description. Features SOT23-5L. DFN4 1x1"

Emil Sherman
6 years ago
Views:

200 ma very low quiescent current linear regulator IC Datasheet - production data DFN4 1x1 SOT23-5L Applications Mobile phones Personal digital assistants (PDAs) Digital still cameras (DSC) Cordless

at no load, 0.03 µa typ in off mode) Output voltage tolerance: ±0.5% (A version) or ± 2.

1 200 ma very low quiescent current linear regulator IC Datasheet - production data DFN4 1x1 SOT23-5L Applications Mobile phones Personal digital assistants (PDAs) Digital still cameras (DSC) Cordless phones and similar batterypowered systems Portable media players Features Input voltage from 1.5 to 5.5 V Ultra low dropout voltage (200 mv typ. at 200 ma load) Very low quiescent current (20 µa typ. at no load, 0.03 µa typ in off mode) Output voltage tolerance: ±0.5% (A version) or ± 25 C (standard version) 200 ma guaranteed output current High PSRR (80 db@1 khz, 50 db@100 khz) Wide range of output voltages available on request: from 0.8 V up to 5.0 V in 50 mv step Logic-controlled electronic shutdown Internal soft-start Optional output voltage discharge feature Compatible with ceramic capacitor C OUT = 0.47 µf Internal constant current and thermal protections Available in DFN4 1x1 and SOT23-5L Operating temperature range: -40 C to 125 C Description The high accuracy voltage regulator provides 200 ma of maximum current from an input voltage ranging from 1.5 V to 5.5 V, with a typical dropout voltage of 200 mv. It is available in DFN4 1x1 and SOT23-5L packages, allowing the maximum space saving. The device is stabilized with a ceramic capacitor on the output. The ultra low drop voltage, low quiescent current and low noise features, together with the internal soft-start circuit, make the suitable for low power batteryoperated applications. An enable logic control function puts the in shutdown mode allowing a total current consumption lower than 0.1 µa. Constant current and thermal protection are provided. July 2015 DocID Rev 4 1/30 This is information on a product in full production.

2 Contents Contents 1 Diagram Pin configuration Typical application Maximum ratings Electrical characteristics Application information Soft start function Output discharge function Input and output capacitors Typical characteristics Package information DFN4 1x1 package information SOT23-5L package information SOT23-5L packing information Order code Revision history /30 DocID Rev 4

3 List of tables List of tables Table 1: Pin description... 6 Table 2: Absolute maximum ratings... 8 Table 3: Thermal data... 8 Table 4: ESD Performance... 8 Table 5: Electrical characteristics for T, DT... 9 Table 6: Electrical characteristics for AT, ADT Table 7: DFN4 1x1 mechanical data Table 8: SOT23-5L mechanical data Table 9: SOT23-5L tape and reel mechanical data Table 10: DFN4 1x1 order code Table 11: SOT23-5L order code Table 12: Document revision history DocID Rev 4 3/30

4 List of figures List of figures Figure 1: Block diagram... 5 Figure 2: Pin connection (top view)... 6 Figure 3: Typical application circuits... 7 Figure 4: Output voltage vs. temperature (I OUT = 1 ma) Figure 5: Output voltage vs. temperature (I OUT = 200 ma) Figure 6: Line regulation vs. temperature Figure 7: Load regulation vs. temperature Figure 8: Quiescent current vs. temperature (I OUT = 0 ma) Figure 9: Quiescent current vs. temperature (I OUT = 200 ma) Figure 10: Shutdown current vs. temperature Figure 11: Quiescent current vs. load current Figure 12: Quiescent current vs. input voltage Figure 13: Dropout voltage vs. temperature Figure 14: Supply voltage rejection vs. frequency Figure 15: Supply voltage rejection vs. input voltage Figure 16: Output noise spectral density Figure 17: Stability area vs. (C OUT, ESR) Figure 18: Enable startup (V OUT = 1 V) Figure 19: Enable startup (V OUT = 5 V) Figure 20: Turn-on time (V OUT = 1 V) Figure 21: Turn-off time (V OUT = 1 V) Figure 22: Turn-on time (V OUT = 5 V) Figure 23: Turn-off time (V OUT = 5 V) Figure 24: Line transient (V OUT = 1 V) Figure 25: Line transient (V OUT = 5 V) Figure 26: Load transient (V OUT = 1 V) Figure 27: Load transient (V OUT = 5 V) Figure 28: DFN4 1x1 package outline Figure 29: DFN4 1x1 recommended footprint Figure 30: SOT23-5L package outline Figure 31: SOT23-5L recommended footprint Figure 32: SOT23-5L tape and reel outline /30 DocID Rev 4

5 Diagram 1 Diagram Figure 1: Block diagram The output discharge MOSFET is optional. DocID Rev 4 5/30

6 Pin configuration 2 Pin configuration Figure 2: Pin connection (top view) Table 1: Pin description Pin n DFN4 1x1 Pin n SOT23-5L Symbol Function 1 5 OUT Output voltage 2 2 GND Common ground 3 3 EN Enable pin logic input: low = shutdown, High = active 4 1 IN Input voltage Thermal pad - GND Connect to GND on the PCB - 4 NC t connected 6/30 DocID Rev 4

7 Typical application 3 Typical application Figure 3: Typical application circuits DocID Rev 4 7/30

8 Maximum ratings 4 Maximum ratings Table 2: Absolute maximum ratings Symbol Parameter Value Unit V IN Input voltage to 7 V V OUT Output voltage to VIN V V EN Enable input voltage to 7 V I OUT Output current Internally limited ma P D Power dissipation Internally limited mw T STG Storage temperature range - 40 to 150 C T OP Operating junction temperature range - 40 to 125 C Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND. Table 3: Thermal data Symbol Parameter Value Unit R thja Thermal resistance junction-ambient, DFN4 1x1 250 C/W R thjc Thermal resistance junction-case, SOT23-5L 81 C/W R thja Thermal resistance junction-ambient, SOT23-5L 255 C/W Table 4: ESD Performance Symbol Parameter Test conditions Value Unit ESD ESD Protection voltage HBM 4 kv MM 400 V CDM 500 V 8/30 DocID Rev 4

9 Electrical characteristics 5 Electrical characteristics T J = 25 C, V IN = V OUT(NOM) + 1 V, C IN = C OUT = 1 µf, I OUT = 1 ma, V EN = V IN, unless otherwise specified. Table 5: Electrical characteristics for T, DT Symbol Parameter Test conditions Min. Typ. Max. Unit V IN Operating input voltage V V OUT V OUT V OUT V DROP e N V OUT accuracy Static line regulation (1) Static load regulation Dropout voltage Output noise voltage I OUT = 1 ma, T J = 25 C -2 2 % I OUT = 1 ma,-40 C<T J<125 C -3 3 % V OUT(NOM) + 1 V V IN 5.5 V, I OUT = 10 ma 0.02 %/V -40 C<T J<125 C 0.2 I OUT = 0 ma to 200 ma 10 mv -40 C<T J<125 C 0.01 %/ma I OUT = 30 ma,v OUT = 2.8 V 35 I OUT = 200 ma, V OUT = 2.8 V -40 C<T J<125 C mv 10 Hz to 100 khz, I OUT = 10 ma 45 µv RMS SVR I Q I Standby Supply voltage rejection Quiescent current Standby Current V IN = V OUT(NOM)+ 1 V +/- V RIPPLE V RIPPLE = 0.2 V Freq.=1 khz I OUT = 30 ma V IN = V OUT(NOM)+ 1 V +/- V RIPPLE V RIPPLE = 0.2 V Freq. = 100 khz I OUT = 30 ma I OUT = 0 ma I OUT = 200 ma 100 V IN input current in OFF MODE: V EN = GND db µa µa I SC Short circuit current R L = ma R ON V EN I EN (2) T ON T SHDN Output voltage discharge MOSFET Enable input logic low Enable input logic high Enable pin input current (only on DT) 100 Ω V IN = 1.5 V to 5.5 V -40 C<T J<125 C V IN = 1.5 V to 5.5 V -40 C<T J<125 C V EN = V IN 100 na Turn on time 100 µs Thermal shutdown 160 Hysteresis V C DocID Rev 4 9/30

10 Electrical characteristics Symbol Parameter Test conditions Min. Typ. Max. Unit C OUT Output capacitor Capacitance (see Figure 17: "Stability area vs (COUT, ESR)") µf tes: (1) t applicable for Vout(nom) > 4.5 V (2) Turn-on time is time measured between the enable input just exceeding VEN high value and the output voltage just reaching 95 % of its nominal value T J = 25 C, V IN = V OUT(NOM) + 1 V, C IN = C OUT = 1 µf, I OUT = 1 ma, V EN = V IN, unless otherwise specified. Table 6: Electrical characteristics for AT, ADT Symbol Parameter Test conditions Min. Typ. Max. Unit V IN V OUT V OUT Operating input voltage V OUT accuracy Static line regulation (1) V I OUT = 1 ma, T J = 25 C % I OUT = 1 ma, -40 C<T J<125 C V OUT(NOM) + 1 V V IN 5.5 V, I OUT = 10 ma % 0.02 %/V -40 C<T J <125 C 0.2 V OUT V DROP e N Static load regulation Dropout voltage Output noise voltage I OUT = 0 ma to 200 ma 10 mv -40 C<T J <125 C 0.01 %/ma I OUT = 30 ma,v OUT = 2.8 V 35 I OUT = 200 ma, V OUT = 2.8 V -40 C<T J<125 C mv 10 Hz to 100 khz, I OUT = 10 ma 45 µv RMS SVR Supply voltage rejection V IN = V OUT(NOM)+ 1 V +/- V RIPPLE V RIPPLE = 0.2 V Freq. = 1 khz I OUT = 30 ma V IN = V OUT(NOM)+ 1 V +/- V RIPPLE V RIPPLE = 0.2 V Freq. = 100 khz I OUT = 30 ma db I Q Quiescent current I OUT = 0 ma I OUT = 200 ma 100 µa I Standby I SC R ON Standby current Short circuit current Output voltage discharge MOSFET V IN input current in OFF MODE: V EN = GND µa R L = ma (only on ADT) 100 Ω 10/30 DocID Rev 4

11 Electrical characteristics Symbol Parameter Test conditions Min. Typ. Max. Unit V EN I EN (2) T ON T SHDN C OUT Enable input logic low Enable input logic high Enable pin input current V IN = 1.5 V to 5.5 V -40 C<TJ<125 C V IN = 1.5 V to 5.5 V -40 C<TJ<125 C V EN = V IN 100 na Turn on time 100 µs Thermal shutdown Hysteresis 20 Output capacitor Capacitance (see Figure 17: "Stability area vs (COUT, ESR)") V 160 C µf tes: (1) t applicable for Vout(nom) > 4.5 V (2) Turn-on time is time measured between the enable input just exceeding VEN high value and the output voltage just reaching 95 % of its nominal value DocID Rev 4 11/30

12 Application information 6 Application information 6.1 Soft start function The has an internal soft start circuit. By increasing the startup time up to 100µs, without the need of any external soft start capacitor, this feature is able to keep the regulator inrush current at startup under control. 6.2 Output discharge function The integrates a MOSFET connected between Vout and GND. This transistor is activated when the EN pin goes to low logic level and has the function to quickly discharge the output capacitor when the device is disabled by the user. The device is available with or without auto-discharge feature. See Table 10: "DFN4 1x1 order codes" for more details. 6.3 Input and output capacitors The requires external capacitors to assure the regulator control loop stability. Any good quality ceramic capacitor can be used but, the X5R and the X7R are suggested since they guarantee a very stable combination of capacitance and ESR overtemperature. Locating the input/output capacitors as closer as possible to the relative pins is recommended. The requires an input capacitor with a minimum value of 1 μf. This capacitor must be located as closer as possible to the input pin of the device and returned to a clean analog ground. The control loop of the is designed to work with an output ceramic capacitor. This capacitor must meet the requirements of minimum capacitance and equivalent series resistance (ESR), as shown in Fig17. To assure stability, the output capacitor must maintain its ESR and capacitance in the stable region, over the full operating temperature range. The shows stability with a minimum effective output capacitance of 220 nf. However, to keep stability in all operating conditions (temperature, input voltage and load variations), a minimum output capacitor of 0.47 µf is recommended. The suggested combination of 1 μf input and output capacitors offers a good compromise among the stability of the regulator, optimum transient response and total PCB area occupation. 12/30 DocID Rev 4

13 Load regulation Typical characteristics 7 Typical characteristics (C IN = C OUT = 1 µf, V EN to V IN, T J = 25 C unless otherwise specified) Figure 4: Output voltage vs. temperature (I OUT = 1 ma) Figure 5: Output voltage vs. temperature (I OUT = 200 ma) Figure 6: Line regulation vs. temperature Figure 7: Load regulation vs. temperature DocID Rev 4 13/30

14 Dropou t Voltage [mv] Quiescent current [µa] Typical characteristics Figure 8: Quiescent current vs. temperature (I OUT = 0 ma) Figure 9: Quiescent current vs. temperature (I OUT = 200 ma) Figure 10: Shutdown current vs. temperature Figure 11: Quiescent current vs. load current Temperature [ C] V IN =4.3V, V EN =GND AM13861V1 Figure 12: Quiescent current vs. input voltage Figure 13: Dropout voltage vs. temperature Io ut = 30 m A Io ut = 50 m A Io ut = 10 0 ma Io ut = 20 0 ma Temperature [ C] AM13864V1 14/30 DocID Rev 4

OUT = 1V, C OUT =1µF AM13865V1 Figure 16: Output noise spectral density Figure 17: Stability area vs.

15 SVR [db] Figure 14: Supply voltage rejection vs. frequency Typical characteristics Figure 15: Supply voltage rejection vs. input voltage Io ut = 1mA Io ut = 30 m A Io ut = 10 0 ma Io ut = 20 0 ma Frequency [Hz] V IN =2V +/- 200mV, V OUT = 1V, C OUT =1µF AM13865V1 Figure 16: Output noise spectral density Figure 17: Stability area vs. (C OUT, ESR) Figure 18: Enable startup (V OUT = 1 V) Figure 19: Enable startup (V OUT = 5 V) V EN V EN V OUT V OUT I OUT I OUT V IN =2V, V EN =0V to V IN, I OUT =0.2 A, V OUT =1V, T r =5µs V IN =5.5V, V EN =0V to 2V, I OUT =0.2A, V OUT =5V, T r =5µs AM13869V1 AM13870V1 DocID Rev 4 15/30

16 Typical characteristics Figure 20: Turn-on time (V OUT = 1 V) Figure 21: Turn-off time (V OUT = 1 V) V IN V IN V OUT V OUT I OUT I OUT V IN =V EN = from 0V to 5.5 V, I OUT =0.2 A, V OUT =1V, T r =5µ s AM13871V1 V IN = V EN = from 5.5 V to 0V, I OUT = 0.2 A, V OUT = 1V, T f = 5µs AM13872V1 Figure 22: Turn-on time (V OUT = 5 V) Figure 23: Turn-off time (V OUT = 5 V) V IN V IN V OUT I OUT V OUT I OUT V IN =V EN = from 0V to 5.5V, I OUT =0.2A, V OUT =5V, T r =5µs V IN = V EN = from 5.5 V to 0V, I OUT = 0.2A, V OUT = 5V, T f = 5µs AM13873V1 AM13874V1 Figure 24: Line transient (V OUT = 1 V) Figure 25: Line transient (V OUT = 5 V) V IN V IN V OUT V OUT V IN =V EN =from 2V to 3V, I OUT =10mA, V OUT = 1V, T r =T f =5µs V IN =V EN =from 5.1V to 5.5V, I OUT =10mA, V OUT = 5V, T r =T f =5µs AM13875V1 AM13876V1 16/30 DocID Rev 4

17 Typical characteristics Figure 26: Load transient (V OUT = 1 V) Figure 27: Load transient (V OUT = 5 V) I OUT I OUT V OUT V OUT V IN =V EN =2V, I OUT =from 0 to 0.2 A, V OUT = 1V, t r =t f =5µs V IN =V EN =5.5 V, I OUT =from 0 to 0.2 A, V OUT = 5V, t r =t f =5µs AM13877V1 AM13878V1 DocID Rev 4 17/30

18 Package information 8 Package information In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: ECOPACK is an ST trademark. 18/30 DocID Rev 4

19 8.1 DFN4 1x1 package information Package information Figure 28: DFN4 1x1 package outline DocID Rev 4 19/30

20 Package information Table 7: DFN4 1x1 mechanical data mm. Dim. Min. Typ. Max. A A A b D D E E e 0.65 L K /30 DocID Rev 4

21 Figure 29: DFN4 1x1 recommended footprint Package information DocID Rev 4 21/30

22 Package information 8.2 SOT23-5L package information Figure 30: SOT23-5L package outline Table 8: SOT23-5L mechanical data mm Dim. Min. Typ. Max. A A A b c D 2.95 E 1.60 e 0.95 H 2.80 L θ /30 DocID Rev 4

23 Figure 31: SOT23-5L recommended footprint Package information Dimensions are in mm. DocID Rev 4 23/30

24 Package information 8.3 SOT23-5L packing information Figure 32: SOT23-5L tape and reel outline A D N Po T Bo Ko Ao P Table 9: SOT23-5L tape and reel mechanical data Dim. mm Min. Typ. Max. A 180 C D 20.2 N 60 T 14.4 Ao Bo Ko Po P /30 DocID Rev 4

25 Order code 9 Order code Table 10: DFN4 1x1 order code Order code Output voltage (V) Auto-discharge Tolerance (%) Marking ADTPU08R (1) 0.5 A1 DTPU08R ATPU08R (1) 0.5 B1 TPU08R (1) 2 C1 ADTPU095R (1) 0.5 A2 DTPU095R ATPU095R (1) 0.5 B2 TPU095R (1) 2 C2 ADTPU10R (1) 0.5 A3 DTPU10R ATPU10R (1) 0.5 B3 TPU10R (1) 2 C3 ADTPU11R (1) 0.5 A4 DTPU11R ATPU11R (1) 0.5 B4 TPU11R (1) 2 C4 ADTPU12R (1) 0.5 A5 DTPU12R ATPU12R (1) 0.5 B5 TPU12R (1) 2 C5 ADTPU13R 0.5 AP DTPU13R ATPU13R (1) 0.5 BP TPU13R (1) 2 CP ADTPU15R (1) 0.5 A6 DTPU15R ATPU15R (1) 0.5 B6 TPU15R (1) 2 C6 ADTPU18R (1) 0.5 A7 DTPU18R ATPU18R (1) 0.5 B7 TPU18R (1) 2 C7 DocID Rev 4 25/30

26 Order code Order code Output voltage (V) Auto-discharge Tolerance (%) Marking ADTPU185R (1) 0.5 AR DTPU185R (1) ATPU185R (1) 0.5 BR TPU185R (1) 2 CR ADTPU20R (1) 0.5 A8 DTPU20R ATPU20R (1) 0.5 B8 TPU20R (1) 2 C8 ADTPU21R (1) 0.5 A9 DTPU21R ATPU21R (1) 0.5 B9 TPU21R (1) 2 C9 ADTPU25R (1) 0.5 AA DTPU25R ATPU25R (1) 0.5 BA TPU25R (1) 2 CA ADTPU27R (1) 0.5 AB DTPU27R ATPU27R (1) 0.5 BB TPU27R (1) 2 CB ADTPU28R (1) 0.5 AC DTPU28R ATPU28R (1) 0.5 BC TPU28R (1) 2 CC ADTPU285R (1) 0.5 AD DTPU285R ATPU285R (1) 0.5 BD TPU285R (1) 2 CD ADTPU29R (1) 0.5 AE DTPU29R ATPU29R (1) 0.5 BE TPU29R (1) 2 CE ADTPU30R (1) 0.5 AF DTPU30R ATPU30R (1) 0.5 BF TPU30R (1) 2 CF 26/30 DocID Rev 4

27 Order code Order code Output voltage (V) Auto-discharge Tolerance (%) Marking ADTPU31R (1) 0.5 AG DTPU31R ATPU31R (1) 0.5 BG TPU31R (1) 2 CG ADTPU32R (1) 0.5 AH DTPU32R (1) ATPU32R (1) 0.5 BH TPU32R (1) 2 CH ADTPU33R (1) 0.5 AJ DTPU33R ATPU33R (1) 0.5 BJ TPU33R (1) 2 CJ ADTPU36R (1) 0.5 AK DTPU36R ATPU36R (1) 0.5 BK TPU36R (1) 2 CK ADTPU40R (1) 0.5 AL DTPU40R ATPU40R (1) 0.5 BL TPU40R (1) 2 CL ADTPU47R (1) 0.5 AM DTPU47R ATPU47R (1) 0.5 BM TPU47R (1) 2 CM ADTPU50R (1) 0.5 AN DTPU50R ATPU50R (1) 0.5 BN TPU50R (1) 2 CN tes: (1) Available on request. DocID Rev 4 27/30

28 Order code Table 11: SOT23-5L order code Order code Output voltage (V) Auto-discharge Tolerance (%) Marking ADM30R (1) AD30 tes: (1) In development. 28/30 DocID Rev 4

29 Revision history 10 Revision history Table 12: Document revision history Date Revision Changes 04-Dec Initial release. 02-Apr Updated Table 10: "DFN4 1x1 order codes". 15-Jun Jul Added SOT23-5L package. Modified features and description in cover page. Updated Section 7: "Pin configuration" and Table 3: "Thermal data". Added Section 13.2: "SOT23-5L package information" and Section 13.3: "SOT23-5L packing information". Minor text changes. Updated package name from DFN1x1-4L to DFN4 1x1. Updated note in Table 11: "SOT23-5L order code". Minor text changes. DocID Rev 4 29/30

30 IMPORTANT NOTICE PLEASE READ CAREFULLY STMicroelectronics NV and its subsidiaries ( ST ) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST s terms and conditions of sale in place at the time of order acknowledgement. Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers products. license, express or implied, to any intellectual property right is granted by ST herein. Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product. ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners. Information in this document supersedes and replaces information previously supplied in any prior versions of this document STMicroelectronics All rights reserved 30/30 DocID Rev 4

LD ma very low quiescent current linear regulator IC. applications. Description. Features

LD ma very low quiescent current linear regulator IC. applications. Description. Features LD39020 200 ma very low quiescent current linear regulator IC Datasheet - production data Applications Mobile phones Personal digital assistants (PDAs) Digital still cameras (DSC) Cordless phones and similar