All Optical Binary Divider

Size: px
Start display at page:

Download "All Optical Binary Divider"

Transcription

1 International Journal of Optics and Applications 2012, 2(1): 2226 DOI: /j.optics All Optical Binary Divider Tamer A. Moniem Faculty of engineering, MSA, CairoEgypt Abstract This paper demonstrates numerically an alloptical binary divider and its optical control circuit for unsigned binary division by using all optical parallel shift register, optical logic gates and optical parallel adder. The concept is designed at an operation speed of 100 MHz for registers and 10 MHz for binary divider, which is limited by long laser cavities formed by the optical fiber. Keywords Optical logic gate, Optical parallel adder, Optical central processing unit, optical flip flop, logic divider, SOA 1. Introduction The emergence of increasingly high speed, digital optical system, and optical processing demands an all optical divider to executing a set of optical arithmetic microoperations. The performing of signal processing operations entirely within the optical domain would exploit the speed and parallelism inherent to optics[1, 2]. Alloptical signal processing technologies are considered as a possible longterm route in the evolution of current telecommunication network and highspeed signal processing system[1]. In alloptical signal processing, alloptical binary divider is very important, which can have ultrafast operating speed and eliminate the need of conversions between electronics and optics. The all optical Divider can be constructed with an optical arithmetic unit depicted in ref.[2], and an optical parallelshift register[3,5] based on cascaded optical flipflop memories driven by common optical clock pluses. The optical flipflop memory consists of two coupled polarization switches[4,5] sharing an alloptical DeMultiplexer (DMUX 1*2), Multiplexer, all optical ADC[6], optical ALU[2,10], optical multiplier[5], and all optical divider depicted in this paper can be used in the arithmetic operation to perform a fast central processing unit using optical hardware components. Ultracompact optical flipflops with a switching speed greater than 100 GHz were demonstrated[7]. This means that this concept has potential to be integrated and to perform at high speed. the quotient digits are either 0 or 1 and there is no need to estimate how many times the dividend or partial remainder fits into the divisor. When the division is implemented in a digital computer, it is convenient to change the process slightly. Instead of shifting the divisor to the right, the dividend, or partial remainder, is shifted to the left, thus leaving the two numbers in the required relative position[8]. 2. Theoretical Description of Division Binary division is simpler than decimal division because * Corresponding author: Tamerkhawaga@yahoo.com (Tamer A. Moniem) Published online at Copyright 2012 Scientific & Academic Publishing. All Rights Reserved Figure 1. The ASM flowchart of unsigned binary number The unsigned binary division process is illustrated by the ASM flowchart depicted in figure 1. The divisor is stored in register (M), the dividend is stored in register (Q) and remainder is formed in register (A). The register (A) formed by

2 International Journal of Optics and Applications 2012, 2(1): the parallelshift register according to the binary multiplier in refs.[5] and[8]. The contents of two register A and Q are shifted left and the most significant bit A 3 is tested after the subtraction between the contents of registers A and M. If A 3 <0 the least significant of register Q is set to 1 and the subtraction occurs between the registers A and M, otherwise the least significant bit of register Q is reset to 0. The counter is decremented by one regardless of the value in A 3. The counter is initially set to hold a binary number equal to the number of bits in the divisor. The counter is decremented after the formation of each partial division. When the content of the counter reaches to zero, the result of division is formed in the register (Q) and the remainder is formed in register (A) and the process stops at Z=0 3. The Optical Hardware Implementation for Binary Divider Due to the lack of reliable optical logic devices, the signal processing technology used in current optical packet switched crossconnects and optical processing is based on a combination of electronic and optical technology[5]. The alloptical arithmetic operation such as multiplier and divider is carried out in electronics while the payload remains in the optical domain, where the overall operation is implemented using alloptical hardware components. All optical divider have many potential applications in optical communication systems and optical computing which lead to construct an alloptical central processing unit. This section describes an alloptical circuit that performs division of two binary optical words of 4 bits and could be used with all optical multiplier[5] for applications such as packet header processing and used in the construction of optical central processor unit. The register configuration for the all optical binary divider is shown in Figure 2. The divisor is stored in register (M), the result of division is stored in register (Q) and the remainder is formed in register (A). The registers Q, and M are formed by an all optical register using optical D flip flops[5, 9] which designed before in ref.[5]. The register A is formed by an all optical parallelshift register according to the all optical binary multiplier in ref.[5]. A binary all optical parallel adder[2, 10] is employed for subtracting the content of register (A) to the content of register (M). Figure 2. All optical equipments configuration of optical divider

3 24 Tamer A. Moniem: All Optical Binary Divider Figure 3. All optical Control Circuit for unsigned binary divider 3.1. The Optical Hardware of Divider Control Circuit The control circuit of binary divider is considered as a sequential circuit, its control lines are depicted in the ASM chart shown in figure 1. The control lines T 0, T 1, T 2, and T 3 are chosen for the state boxes, the control lines Y 1, and Y 2 are chosen for the conditional boxes, finally there are three decision boxes S, A 3, and Z (Count=0). The state transition table of the control circuit according to the ASM flowchart is depicted in Table 1. S A 3 Z 0 1 Table.1 The state transition table P. S Q 2 Q 1 N. S D 2 D 1 Y 2 Y 1 T 3 T 2 T T 0 The logic expressions for the control signals are obtained from state transition table as following: T0 = QQ 2 1 (1) T1 = QQ 2 1 (2) T2 = QQ 2 1 (3) T0 = QQ 2 1 (4) Y1= AT 3 2 (5) Y1= AT 3 2 (6) D2 = T2 + T1 (7) D1= T2 + ST0 + ZT3 (8) The logic expressions from eq(1) to eq(8) are used for designing the overall control circuit of unsigned binary divider as shown in figure 3. The optical control circuit is controlling on the overall operation of all optical divider. This optical control circuit consists of two all optical D flipflops[5], all optical 2*4 Decoder[11], and set of optical AND, XOR and OR gates are formed by the hardlimiters[11, 12]. There are a set of semiconductor optical amplifier (SOA) are used for compensating the optical losses through optical fiber and optical couplers by adjusting the SOA currents injection from 241 ma to 283 ma for the different SOA s. The wavelengths of each flipflop are 1550 nm for λ1 and 1552 nm for λ2. There is an external light input at wavelength of 1559 (λ3) is injected as clock pulse (ck) to optical

4 International Journal of Optics and Applications 2012, 2(1): flip flops Simulation Results of Optical Unsigned Binary Division The numerical example is depicted in table 2 to clarify the proposed division process. The divisor is stored in register M, and the double length dividend is stored in register A and Q. Table 2. Example of 2 s complement division A O M=0011 (divisor) Initial value Set Q 0 =1 Final result Figure 4. Simulation result waveform of the control signals T 0, T 1, T 2, T 3 The input clock pulses have a wavelength of 1550 nm and duration of 0.45 microseconds and frequency of 1 MHz with optical peak power of 0.1 mw. An alloptical optical parallel adder and alloptical arithmeticlogic unit based on cascaded optical alloptical full adders, optical Mux s and alloptical logic gates was designed and numerically demonstrated with simulation at an operation of 10 MHz[2]. The parameters used in simulation for SOA are shown in table 3. The overall optical fiber used is a single mode optical fiber with overall length equal to 15.6 m, where this long fibers effects on the time taken and the speed of division operation. So, the photonic integration technologies are used for increasing the overall speed of operation[15, 16]. (a) Table 3. The parameters used in simulation Parameter Symbol Value Injection current of SOA I ma Unsaturated single pass amplifier gain Go 1826 db Linewidth enhancement factor of SOA α 7.5 Gain recovery time τe 275 Ps Saturation energy of the SOA Esat 1.22 Figure 4 shows the simulated waveforms of the optical binary sequence control lines (T 0, T 1, T 2, T 3 ) for 16 clock pulses required after the start signal S to execute the division of the two number as example 0111(dividend) and 0011(divisor). The contents of the two registers A and Q including the zero flag (Z) through the overall simulation process are shown in figure 5(ab). All waveforms are scaled by arbitrary units and obtained using simulation computer aided design (CAD) of Beam propagation method. (b) Figure 5. (a) Simulation results waveform of Register A. (b) Simulation results waveform of Register Q and Zero flag Z Divider 3.3. All Optical Signed Binary Divider The proposed all optical divider can be used also for the division of signed numbers except the setting of Qo=1 step is eliminated from the overall process of flow chart as shown in

5 26 Tamer A. Moniem: All Optical Binary Divider figure 6[14]. REFERENCES [1] D. Cotter, R. J. Manning, K. J. Blow, A. D. Ellis, et al., Science 286, 1523 (1999). [2] Tamer A. Rahman, Mohamed K. Ahmed and El Sayed M. Saad. AllOptical ArithmeticLogic Unit.WSEAS Trans. On computer.issue 7, Volume 6, pp , July [3] S. Zhang, Z. Li, Y. Liu, G. D. Khoe and H. J. S. Dorren Optical shift register based on an optical flipflop memory with a single active element. Vol. 13, No. 24, OPTICS EXPRESS. PP Nov. (2005) [4] Y. Liu, M.T. Hill, H. de Waardt, G.D. Khoe, D. Lenstra, H.J.S. Dorren. All optical flipflop memory based on two polarization switches. Electron. Lett. 38 (2002) pp [5] Tamer A. Moniem, Nabil Abd Rabou, and E. M. Saad. Parallelshift register and binary multiplier using optical hardware components, International SPIE optical engineering journal Vol 47, No3. March Figure 6. The ASM flowchart for signed binary number 4. Conclusions An alloptical binary divider and its alloptical control circuit of unsigned binary division based on all optical parallel shift register at an operation of 10MHz to100 MHz, alloptical arithmetic unit based on the design of ref.[10] are designed and proven using the numerically simulated (Beam propagation method V.5) at an operation of 1MHz to 10 MHz for the overall division process. Alloptical system computation eliminates the conversion from optical to electrical and vice versa. Accordingly, the latency is smaller than that using electrical digital computation. The time taken by each alloptical digital device is reduced to sub nanoseconds by building integrated Bragg gratings and optical fibers on SOI ridge waveguides[13, 7], where the optical integrated circuit processing is going to fabricate the fiber Bragg grating, SOA, TOAD elements, optical amplifiers and all optical digital circuits using the semiconductor devices[15, 16]. The operation speed may increase to perform a fast optical central processing unit by using the photonic integration, which would decrease the dimensions of the building blocks. ACKNOWLEDGMENTS The author would like to express his great thanks for Prof. Elsayed M. Saad and the late prof. M. K. Ahmed. [6] K. Ikeda, J. Abdul, S. Namiki, ans K. Kitayama, Optical Quantizing and coding for ultrafast A/D conversion using nonlinear fiber optic switches based on sagnac interferometer Optic express, Vol 13, issue 11, PP (2005) [7] M. T. Hill, H. J. S. Dorren, T. J. de Vries, X. J. M. Leijtens, J. H. den Besten, E. Smalbrugge, Y. S. Oei, G. D. Khoe, and M. K. Smit, A fast lowpower optical memory based on coupled microring lasers. Nature 432, pp (2004). [8] M.Morris Mano. Computer engineering hardware design. prantice Hall international [9] Y. Liu, M.T. Hill, H. de Waardt, G.D. Khoe, D. Lenstra, H.J.S. Dorren. All optical flipflop memory based on two polarization switches. Electron. Lett. 38 (2002) pp [10] Tamer A. Rahman, Mohamed K. Ahmed and El Sayed M. Saad. All optical arithmetic unit based on the hardlimiters, in 6 th WSEAS conferencecorfugreece, pp 6467, Feb2007. [11] Tamer A. Rahman, Mohamed K. Ahmed and El Sayed M. Saad." AllOptical Digital Full Adder, Decoder and Multiplexer by using Hardlimiters". in ICSES conference, Lodz Poland, pp Sep [12] L. Brzozowski, and Edward H."A11 optical analog to digital converters, hardlimiters, and logic gates," IEEE J. lightwave technology, vol 19, pp , Jan [13] T. Murphy, T. Hastings, and H. Smith,Fabrication and Characterization of NarrowBand BraggReflection Filters in Silicon on Insulator ridge wave guides, IEEE J. lightwave technology. PP , December [14] M.Morris Mano. Computer system architecture.3 rd edition, prantice Hall international [15] H. Nishihara, Masamitsu Haruna and Toshiaka Suhara"optical integrated circuit",1989, McGraw Hill. [16] Behzad Razavi, "Design of Integrated Circuits for Optical Communications", McGrawHill,2002.

All Optical Universal logic Gates Design and Simulation using SOA

All Optical Universal logic Gates Design and Simulation using SOA International Journal of Computational Engineering & Management, Vol. 15 Issue 1, January 2012 www..org 41 All Optical Universal logic Gates Design and Simulation using SOA Rekha Mehra 1, J. K. Tripathi

More information

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010 All Optical Half Adder Design Using Equations Governing XGM and FWM Effect in Semiconductor Optical Amplifier V. K. Srivastava, V. Priye Indian School of Mines University, Dhanbad srivastavavikrant@hotmail.com

More information

All-optical clock division at 40 GHz using a semiconductor amplifier. nonlinear interferometer

All-optical clock division at 40 GHz using a semiconductor amplifier. nonlinear interferometer All-optical clock division at 40 GHz using a semiconductor amplifier nonlinear interferometer R. J. Manning, I. D. Phillips, A. D. Ellis, A. E. Kelly, A. J. Poustie, K.J. Blow BT Laboratories, Martlesham

More information

An approach for Realization of all optical NAND gate using Nonlinear Effect in SOA

An approach for Realization of all optical NAND gate using Nonlinear Effect in SOA An approach for Realization of all optical NAND gate using Nonlinear Effect in Ankur Saharia #1, Astt.professer PIET & M.Tech Scholar, MNIT, Jaipur, India Email ankursaharia@poornima.org Dr. Ritu Sharma

More information

All-optical logic gates using a semiconductor optical amplifier assisted by an optical filter

All-optical logic gates using a semiconductor optical amplifier assisted by an optical filter All-optical logic gates using a semiconductor optical amplifier assisted by an optical filter Z. Li, Y. Liu, S. Zhang, H. Ju, H. de Waardt, G.D. Khoe H.J.S. Dorren and D. Lenstra Abstract: A simple all-optical

More information

THE USE OF SOA-BASED MACH-ZEHNDER INTERFEROMETER IN DESIGNING/IMPLEMENTING ALL OPTICAL INTEGRATED FULL ADDER-SUBTRACTOR AND DEMULTIPLEXER

THE USE OF SOA-BASED MACH-ZEHNDER INTERFEROMETER IN DESIGNING/IMPLEMENTING ALL OPTICAL INTEGRATED FULL ADDER-SUBTRACTOR AND DEMULTIPLEXER I.J.E.M.S., VOL.6 (1) 2015: 40-44 ISSN 2229-600X THE USE OF SOA-BASED MACH-ZEHNDER INTERFEROMETER IN DESIGNING/IMPLEMENTING ALL OPTICAL INTEGRATED FULL ADDER-SUBTRACTOR AND DEMULTIPLEXER 1,2 Stanley A.

More information

The effect of the input energy on the SOA gain with non-uniform biasing

The effect of the input energy on the SOA gain with non-uniform biasing The effect of the input energy on the SOA gain with non-uniform biasing A. Abd El Aziz, W. P. Ng, Z. Ghassemlooy, Moustafa Aly, R. Ngah 3, M. F. Chiang Optical Communications Research Group, NCRLab Northumbria

More information

Optical Fibers p. 1 Basic Concepts p. 1 Step-Index Fibers p. 2 Graded-Index Fibers p. 4 Design and Fabrication p. 6 Silica Fibers p.

Optical Fibers p. 1 Basic Concepts p. 1 Step-Index Fibers p. 2 Graded-Index Fibers p. 4 Design and Fabrication p. 6 Silica Fibers p. Preface p. xiii Optical Fibers p. 1 Basic Concepts p. 1 Step-Index Fibers p. 2 Graded-Index Fibers p. 4 Design and Fabrication p. 6 Silica Fibers p. 6 Plastic Optical Fibers p. 9 Microstructure Optical

More information

ALL OPTICAL OVSF CODE GENERATOR REALIZATION USING OPTICAL FLIP FLOP AND OPTICAL HARDLIMITTERS

ALL OPTICAL OVSF CODE GENERATOR REALIZATION USING OPTICAL FLIP FLOP AND OPTICAL HARDLIMITTERS Journal of Engineering Sciences Assiut University Faculty of Engineering Vol. 43 No. 2 March 2015 PP. 242 252 242 ALL OPTICAL OVSF CODE GENERATOR REALIZATION USING OPTICAL FLIP FLOP AND OPTICAL HARDLIMITTERS

More information

THE EFFECT OF COUPLING COEFFICIENT VARIATIONS ON AN ALL OPTICAL FLIP FLOP PERFORMANCE BASED ON GAIN CLAMPED SEMICONDUCTOR OPTICAL AMPLIFIER

THE EFFECT OF COUPLING COEFFICIENT VARIATIONS ON AN ALL OPTICAL FLIP FLOP PERFORMANCE BASED ON GAIN CLAMPED SEMICONDUCTOR OPTICAL AMPLIFIER Indian J.Sci.Res. 5(2) : 9599, 2014 THE EFFECT OF COUPLING COEFFICIENT VARIATIONS ON AN ALL OPTICAL FLIP FLOP PERFORMANCE BASED ON GAIN CLAMPED SEMICONDUCTOR OPTICAL AMPLIFIER a b1 SHARAREH BASHIRAZAMI

More information

Computer Architecture and Organization:

Computer Architecture and Organization: Computer Architecture and Organization: L03: Register transfer and System Bus By: A. H. Abdul Hafez Abdul.hafez@hku.edu.tr, ah.abdulhafez@gmail.com 1 CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU Outlines

More information

Simulation of All-Optical XOR, AND, OR gate in Single Format by Using Semiconductor Optical Amplifiers

Simulation of All-Optical XOR, AND, OR gate in Single Format by Using Semiconductor Optical Amplifiers Simulation of All-Optical XOR, AND, OR gate in Single Format by Using Semiconductor Optical Amplifiers Chang Wan Son* a,b, Sang Hun Kim a, Young Min Jhon a, Young Tae Byun a, Seok Lee a, Deok Ha Woo a,

More information

A proposal for two-input arbitrary Boolean logic gates using single semiconductor optical amplifier by picosecond pulse injection

A proposal for two-input arbitrary Boolean logic gates using single semiconductor optical amplifier by picosecond pulse injection A proposal for two-input arbitrary Boolean logic gates using single semiconductor optical amplifier by picosecond pulse injection Jianji Dong,,* Xinliang Zhang, and Dexiu Huang Wuhan National Laboratory

More information

A Novel Approach for High Speed Performance of Sequential Circuits using Reversible Logic Based on MZI

A Novel Approach for High Speed Performance of Sequential Circuits using Reversible Logic Based on MZI A Novel Approach for High Speed Performance of Sequential Circuits using Reversible Logic Based on MZI M.N.L. Prathyusha 1 G. Srujana 2 1PG Scholar, Department of ECE, Godavari Institute of Engineering

More information

DBR based passively mode-locked 1.5m semiconductor laser with 9 nm tuning range Moskalenko, V.; Williams, K.A.; Bente, E.A.J.M.

DBR based passively mode-locked 1.5m semiconductor laser with 9 nm tuning range Moskalenko, V.; Williams, K.A.; Bente, E.A.J.M. DBR based passively mode-locked 1.5m semiconductor laser with 9 nm tuning range Moskalenko, V.; Williams, K.A.; Bente, E.A.J.M. Published in: Proceedings of the 20th Annual Symposium of the IEEE Photonics

More information

Three-level Code Division Multiplex for Local Area Networks

Three-level Code Division Multiplex for Local Area Networks Three-level Code Division Multiplex for Local Area Networks Mokhtar M. 1,2, Quinlan T. 1 and Walker S.D. 1 1. University of Essex, U.K. 2. Universiti Pertanian Malaysia, Malaysia Abstract: This paper reports

More information

Design and Implementation of Sequential Counters Using Reversible Logic Gates with Mach-Zehnder Interferometer

Design and Implementation of Sequential Counters Using Reversible Logic Gates with Mach-Zehnder Interferometer Design and Implementation of Sequential Counters Using Reversible Logic Gates with Mach-Zehnder Interferometer A.Rudramadevi M.Tech(ES & VLSI Design), Nalgonda Institute of Technology and Science. P.Lachi

More information

Simulation of High Performance Pipelined ADC Based on Optical Component Using VHDL

Simulation of High Performance Pipelined ADC Based on Optical Component Using VHDL Simulation of High Performance Pipelined ADC Based on Optical Component Using VHDL Kavita chourasia, Abhishek Choubey, Sudhir kumar Abstract This thesis explores the high performance ADC based on optical

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER-16 EXAMINATION Model Answer

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER-16 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

All Optical Implementation of Mach-Zehnder Interferometer Based Reversible Sequential Counters

All Optical Implementation of Mach-Zehnder Interferometer Based Reversible Sequential Counters All Optical Implementation of Mach-Zehnder Interferometer Based Reversible Sequential Counters Jampula Prathap M.Tech Student Sri Krishna Devara Engineering College. Abstract: This work presents all optical

More information

A Multiplexer-Based Digital Passive Linear Counter (PLINCO)

A Multiplexer-Based Digital Passive Linear Counter (PLINCO) A Multiplexer-Based Digital Passive Linear Counter (PLINCO) Skyler Weaver, Benjamin Hershberg, Pavan Kumar Hanumolu, and Un-Ku Moon School of EECS, Oregon State University, 48 Kelley Engineering Center,

More information

3 Department of Electronic and Information Engineering

3 Department of Electronic and Information Engineering Ultra-fast All-optical Pacet-switched Routing with a Hybrid Header Address Correlation Scheme M. F. Chiang 1, Z. Ghassemlooy 1, W. P. Ng 1, H. Le Minh 2, and C. Lu 3 1 Optical Communications Research Group

More information

All-Optical Signal Processing. Technologies for Network. Applications. Prof. Paul Prucnal. Department of Electrical Engineering PRINCETON UNIVERSITY

All-Optical Signal Processing. Technologies for Network. Applications. Prof. Paul Prucnal. Department of Electrical Engineering PRINCETON UNIVERSITY All-Optical Signal Processing Technologies for Network Applications Prof. Paul Prucnal Department of Electrical Engineering PRINCETON UNIVERSITY Globecom Access 06 Business Forum Advanced Technologies

More information

Fan in: The number of inputs of a logic gate can handle.

Fan in: The number of inputs of a logic gate can handle. Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model

More information

High bit-rate combined FSK/IM modulated optical signal generation by using GCSR tunable laser sources

High bit-rate combined FSK/IM modulated optical signal generation by using GCSR tunable laser sources High bit-rate combined FSK/IM modulated optical signal generation by using GCSR tunable laser sources J. J. Vegas Olmos, I. Tafur Monroy, A. M. J. Koonen COBRA Research Institute, Eindhoven University

More information

Compact, flexible and versatile photonic differentiator using silicon Mach-Zehnder interferometers

Compact, flexible and versatile photonic differentiator using silicon Mach-Zehnder interferometers Compact, flexible and versatile photonic differentiator using silicon Mach-Zehnder interferometers Jianji Dong, Aoling Zheng, Dingshan Gao,,* Lei Lei, Dexiu Huang, and Xinliang Zhang Wuhan National Laboratory

More information

A review on optical time division multiplexing (OTDM)

A review on optical time division multiplexing (OTDM) International Journal of Academic Research and Development ISSN: 2455-4197 Impact Factor: RJIF 5.22 www.academicsjournal.com Volume 3; Issue 1; January 2018; Page No. 520-524 A review on optical time division

More information

KOUSIK MUKHERJEE Faculty, PG and UG Departments of Physics B. B. College, Asansol , West Bengal, India

KOUSIK MUKHERJEE Faculty, PG and UG Departments of Physics B. B. College, Asansol , West Bengal, India Optics and Photonics Letters Vol. 4, No. 1 (2011) 25 34 c World Scientific Publishing Company DOI: 10.1142/S1793528811000159 ON THE METHOD OF IMPLEMENTATION OF FREQUENCY ENCODED ALL OPTICAL RECONFIGURABLE

More information

IES Digital Mock Test

IES Digital Mock Test . The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code

More information

Implementation of All-Optical Logic AND Gate using XGM based on Semiconductor Optical Amplifiers

Implementation of All-Optical Logic AND Gate using XGM based on Semiconductor Optical Amplifiers Implementation of All-Optical Logic AND Gate using XGM based on Semiconductor Optical Amplifiers Sang H. Kim 1, J. H. Kim 1,2, C. W. Son 1, G. Kim 1, Y. T. yun 1, Y. M. Jhon 1, S. Lee 1, D. H. Woo 1, and

More information

URL: <http://dx.doi.org/ / >

URL:  <http://dx.doi.org/ / > Citation: Le Minh, Hoa, Ng, Wai Pang and Ghassemlooy, Zabih (2007) All-optical flip flop based on a symmetric Mach-Zehnder switch with a feed-back loop and multiple forward set/reset signals. Optical Engineering,

More information

3 General Principles of Operation of the S7500 Laser

3 General Principles of Operation of the S7500 Laser Application Note AN-2095 Controlling the S7500 CW Tunable Laser 1 Introduction This document explains the general principles of operation of Finisar s S7500 tunable laser. It provides a high-level description

More information

Simultaneous Four-Wave Mixing and Cross-Gain Modulation for Implementing All Optical Full Adder without Assist Light

Simultaneous Four-Wave Mixing and Cross-Gain Modulation for Implementing All Optical Full Adder without Assist Light Simultaneous Four-Wave Mixing and Cross-Gain Modulation for Implementing All Optical Full Adder without Assist Light Jaspreet Kaur 1, Naveen Dhillon 2, Rupinder Kaur 3 1 Lecturer, ECE, LPU, Punjab, India

More information

Bit error rate and cross talk performance in optical cross connect with wavelength converter

Bit error rate and cross talk performance in optical cross connect with wavelength converter Vol. 6, No. 3 / March 2007 / JOURNAL OF OPTICAL NETWORKING 295 Bit error rate and cross talk performance in optical cross connect with wavelength converter M. S. Islam and S. P. Majumder Department of

More information

All-Optical Signal Processing and Optical Regeneration

All-Optical Signal Processing and Optical Regeneration 1/36 All-Optical Signal Processing and Optical Regeneration Govind P. Agrawal Institute of Optics University of Rochester Rochester, NY 14627 c 2007 G. P. Agrawal Outline Introduction Major Nonlinear Effects

More information

Performance Limitations of WDM Optical Transmission System Due to Cross-Phase Modulation in Presence of Chromatic Dispersion

Performance Limitations of WDM Optical Transmission System Due to Cross-Phase Modulation in Presence of Chromatic Dispersion Performance Limitations of WDM Optical Transmission System Due to Cross-Phase Modulation in Presence of Chromatic Dispersion M. A. Khayer Azad and M. S. Islam Institute of Information and Communication

More information

Written exam IE1204/5 Digital Design Friday 13/

Written exam IE1204/5 Digital Design Friday 13/ Written exam IE204/5 Digital Design Friday 3/ 207 08.00-2.00 General Information Examiner: Ingo Sander. Teacher: Kista, William Sandqvist tel 08-7904487 Teacher: Valhallavägen, Ahmed Hemani 08-7904469

More information

High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL

High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL E.Sangeetha 1 ASP and D.Tharaliga 2 Department of Electronics and Communication Engineering, Tagore College of Engineering and Technology,

More information

A NEW APPROACH TO DESIGN DIGITALLY TUNABLE OPTICAL FILTER SYSTEM FOR DWDM OPTICAL NETWORKS

A NEW APPROACH TO DESIGN DIGITALLY TUNABLE OPTICAL FILTER SYSTEM FOR DWDM OPTICAL NETWORKS Progress In Electromagnetics Research M, Vol. 11, 213 223, 2010 A NEW APPROACH TO DESIGN DIGITALLY TUNABLE OPTICAL FILTER SYSTEM FOR DWDM OPTICAL NETWORKS A. Banerjee Department of Electronics and Communication

More information

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits

More information

Performance of Optical Encoder and Optical Multiplexer Using Mach-Zehnder Switching

Performance of Optical Encoder and Optical Multiplexer Using Mach-Zehnder Switching RESEARCH ARTICLE OPEN ACCESS Performance of Optical Encoder and Optical Multiplexer Using Mach-Zehnder Switching Abhishek Raj 1, A.K. Jaiswal 2, Mukesh Kumar 3, Rohini Saxena 4, Neelesh Agrawal 5 1 PG

More information

Performance Analysis of SOA-MZI based All-Optical AND & XOR Gate

Performance Analysis of SOA-MZI based All-Optical AND & XOR Gate International Journal of Current Engineering and Technology E-ISSN 2277 4106, P-ISSN 2347 5161 2016 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet Research Article Utkarsh

More information

Lecture 02: Digital Logic Review

Lecture 02: Digital Logic Review CENG 3420 Lecture 02: Digital Logic Review Bei Yu byu@cse.cuhk.edu.hk CENG3420 L02 Digital Logic. 1 Spring 2017 Review: Major Components of a Computer CENG3420 L02 Digital Logic. 2 Spring 2017 Review:

More information

On Built-In Self-Test for Adders

On Built-In Self-Test for Adders On Built-In Self-Test for s Mary D. Pulukuri and Charles E. Stroud Dept. of Electrical and Computer Engineering, Auburn University, Alabama Abstract - We evaluate some previously proposed test approaches

More information

To investigate effects of extinction ratio on SOA based wavelength Converters for all Optical Networks

To investigate effects of extinction ratio on SOA based wavelength Converters for all Optical Networks 289 To investigate effects of extinction ratio on SOA based wavelength Converters for all Optical Networks Areet Aulakh 1, Kulwinder Singh Malhi 2 1 Student, M.Tech, ECE department, Punjabi University,

More information

Simulation of semiconductor modelocked ring lasers with monolithically integrated pulse shaping elements

Simulation of semiconductor modelocked ring lasers with monolithically integrated pulse shaping elements Simulation of semiconductor modelocked ring lasers with monolithically integrated pulse shaping elements Martijn Heck, Yohan Barbarin, Erwin Bente Daan Lenstra Meint Smit Richard Nötzel, Xaveer Leijtens,

More information

Lecture 3: Logic circuit. Combinational circuit and sequential circuit

Lecture 3: Logic circuit. Combinational circuit and sequential circuit Lecture 3: Logic circuit Combinational circuit and sequential circuit TRAN THI HONG HONG@IS.NAIST.JP Content Lecture : Computer organization and performance evaluation metrics Lecture 2: Processor architecture

More information

Short-pulse controlled optical switch using external cavity based single mode Fabry-Pérot laser diode

Short-pulse controlled optical switch using external cavity based single mode Fabry-Pérot laser diode Short-pulse controlled optical switch using external cavity based single mode Fabry-Pérot laser diode Bikash Nakarmi, 1,2,* Tran Quoc Hoai, 3 Yong-Hyub Won, 1,3 and Xuping Zhang 2 1 Electrical Engineering,

More information

Design of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer

Design of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer Design of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer Mr. Y.Satish Kumar M.tech Student, Siddhartha Institute of Technology & Sciences. Mr. G.Srinivas, M.Tech Associate

More information

Study of All-Optical Wavelength Conversion and Regeneration Subsystems for use in Wavelength Division Multiplexing (WDM) Telecommunication Networks.

Study of All-Optical Wavelength Conversion and Regeneration Subsystems for use in Wavelength Division Multiplexing (WDM) Telecommunication Networks. Study of All-Optical Wavelength Conversion and Regeneration Subsystems for use in Wavelength Division Multiplexing (WDM) Telecommunication Networks. Hercules Simos * National and Kapodistrian University

More information

A New Logic Gate for High Speed Optical Signal Processing Using Mach- Zehnder Interferometer (MZI)

A New Logic Gate for High Speed Optical Signal Processing Using Mach- Zehnder Interferometer (MZI) A New Logic Gate for High Speed Optical Signal Processing Using Mach- Zehnder Interferometer (MZI) Dr. Sanjeev Kumar 1, Bhushan Kumar 2, Akshay Singh 3 Assistant Professor, Department of Electronics and

More information

Lecture 7 Fiber Optical Communication Lecture 7, Slide 1

Lecture 7 Fiber Optical Communication Lecture 7, Slide 1 Dispersion management Lecture 7 Dispersion compensating fibers (DCF) Fiber Bragg gratings (FBG) Dispersion-equalizing filters Optical phase conjugation (OPC) Electronic dispersion compensation (EDC) Fiber

More information

2-R REGENERATION EXPLOITING SELF-PHASE MODULATION IN A SEMICONDUCTOR OPTICAL AMPLIFIER

2-R REGENERATION EXPLOITING SELF-PHASE MODULATION IN A SEMICONDUCTOR OPTICAL AMPLIFIER 2-R REGENERATION EXPLOITING SELF-PHASE MODULATION IN A SEMICONDUCTOR OPTICAL AMPLIFIER Gianluca Meloni,^ Antonella Bogoni,^ and Luca Poti^ Scuola Superiore Sunt'Anna, P.zza dei Martin della Libertd 33,

More information

OCIS codes: ( ) Optical logic; ( ) lasers, injection-locked.

OCIS codes: ( ) Optical logic; ( ) lasers, injection-locked. Realization of all-optical multi-logic functions and a digital adder with input beam power management for multi-input injection locking in a single-mode Fabry-Pérot laser diode Bikash Nakarmi, * M. Rakib-Uddin,

More information

Two bit optical analog-to-digital converter based on photonic crystals

Two bit optical analog-to-digital converter based on photonic crystals Two bit optical analog-to-digital converter based on photonic crystals Binglin Miao, Caihua Chen, Ahmed Sharkway, Shouyuan Shi, and Dennis W. Prather University of Delaware, Newark, Delaware 976 binglin@udel.edu

More information

Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet

Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet Pedro Moreira University College London London, United Kingdom pmoreira@ee.ucl.ac.uk Pablo Alvarez pablo.alvarez@cern.ch

More information

Implementation of High Performance Carry Save Adder Using Domino Logic

Implementation of High Performance Carry Save Adder Using Domino Logic Page 136 Implementation of High Performance Carry Save Adder Using Domino Logic T.Jayasimha 1, Daka Lakshmi 2, M.Gokula Lakshmi 3, S.Kiruthiga 4 and K.Kaviya 5 1 Assistant Professor, Department of ECE,

More information

Crosstalk Reduction using Cascading Configuration in Multiplexer/Demultiplexer Based Array Waveguide Grating in Dense Wavelength Division Multiplexing

Crosstalk Reduction using Cascading Configuration in Multiplexer/Demultiplexer Based Array Waveguide Grating in Dense Wavelength Division Multiplexing International Journal of Computer Science and Telecommunications [Volume 5, Issue 1, October 214] 2 ISSN 247-3338 Reduction using Cascading Configuration in Multiplexer/Demultiplexer Based Array Waveguide

More information

Low Power Adiabatic Logic Design

Low Power Adiabatic Logic Design IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 1, Ver. III (Jan.-Feb. 2017), PP 28-34 www.iosrjournals.org Low Power Adiabatic

More information

Performance Analysis Of An Ultra High Capacity 1 Tbps DWDM-RoF System For Very Narrow Channel Spacing

Performance Analysis Of An Ultra High Capacity 1 Tbps DWDM-RoF System For Very Narrow Channel Spacing Performance Analysis Of An Ultra High Capacity 1 Tbps DWDM-RoF System For Very Narrow Channel Spacing Viyoma Sarup* and Amit Gupta Chandigarh University Punjab, India *viyoma123@gmail.com Abstract A RoF

More information

Packet clock recovery using a bismuth oxide fiber-based optical power limiter

Packet clock recovery using a bismuth oxide fiber-based optical power limiter Packet clock recovery using a bismuth oxide fiber-based optical power limiter Ch. Kouloumentas 1*, N. Pleros 1, P. Zakynthinos 1, D. Petrantonakis 1, D. Apostolopoulos 1, O. Zouraraki 1, A. Tzanakaki,

More information

Performance of A Multicast DWDM Network Applied to the Yemen Universities Network using Quality Check Algorithm

Performance of A Multicast DWDM Network Applied to the Yemen Universities Network using Quality Check Algorithm Performance of A Multicast DWDM Network Applied to the Yemen Universities Network using Quality Check Algorithm Khaled O. Basulaim, Samah Ali Al-Azani Dept. of Information Technology Faculty of Engineering,

More information

Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Based on GDI Technique

Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Based on GDI Technique Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Based on GDI Technique Mohd Shahid M.Tech Student Al-Habeeb College of Engineering and Technology. Abstract Arithmetic logic unit (ALU) is an

More information

Optical Local Area Networking

Optical Local Area Networking Optical Local Area Networking Richard Penty and Ian White Cambridge University Engineering Department Trumpington Street, Cambridge, CB2 1PZ, UK Tel: +44 1223 767029, Fax: +44 1223 767032, e-mail:rvp11@eng.cam.ac.uk

More information

InP-based Photonic Integration: Learning from CMOS

InP-based Photonic Integration: Learning from CMOS InP-based Photonic Integration: Learning from CMOS Meint Smit Roel Baets Mike Wale COBRA TU Eindhoven IMEC U Gent Oclaro Receive Transmit Transponder-based DWDM FOE 2009, LS InP PIC in Dig Comm Networks,

More information

QUATERNARY LOGIC LOOK UP TABLE FOR CMOS CIRCUITS

QUATERNARY LOGIC LOOK UP TABLE FOR CMOS CIRCUITS QUATERNARY LOGIC LOOK UP TABLE FOR CMOS CIRCUITS Anu Varghese 1,Binu K Mathew 2 1 Department of Electronics and Communication Engineering, Saintgits College Of Engineering, Kottayam 2 Department of Electronics

More information

NEW APPROACH TO DESIGN DIGITALLY TUNABLE OPTICAL FILTER SYSTEM FOR WAVELENGTH SELEC- TIVE SWITCHING BASED OPTICAL NETWORKS

NEW APPROACH TO DESIGN DIGITALLY TUNABLE OPTICAL FILTER SYSTEM FOR WAVELENGTH SELEC- TIVE SWITCHING BASED OPTICAL NETWORKS Progress In Electromagnetics Research Letters, Vol. 9, 93 100, 2009 NEW APPROACH TO DESIGN DIGITALLY TUNABLE OPTICAL FILTER SYSTEM FOR WAVELENGTH SELEC- TIVE SWITCHING BASED OPTICAL NETWORKS A. Banerjee

More information

*************************************************************************

************************************************************************* for EE 151 Circuits I, EE 153 Circuits II, EE 121 Introduction to Electronic Devices, and CpE 111 Introduction to Computer Engineering. Missouri University of Science and Technology Introduction The required

More information

Electronically switchable Bragg gratings provide versatility

Electronically switchable Bragg gratings provide versatility Page 1 of 5 Electronically switchable Bragg gratings provide versatility Recent advances in ESBGs make them an optimal technological fabric for WDM components. ALLAN ASHMEAD, DigiLens Inc. The migration

More information

COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA

COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC LOGIC Logic is a branch of math that tries to look at problems in terms of being either true or false. It will use a set of statements to derive new true

More information

Digital Controller for High-Frequency Rectifiers with Power Factor Correction Suitable for

Digital Controller for High-Frequency Rectifiers with Power Factor Correction Suitable for Digital Controller for High-Frequency Rectifiers with Power Factor Correction Suitable for On-Chip Implementation Aleksandar Prodic Laboratory for Low-Power Management and Integrated SMPS ECE Department-

More information

All-Optical Clock Division Using Period-one Oscillation of Optically Injected Semiconductor Laser

All-Optical Clock Division Using Period-one Oscillation of Optically Injected Semiconductor Laser International Conference on Logistics Engineering, Management and Computer Science (LEMCS 2014) All-Optical Clock Division Using Period-one Oscillation of Optically Injected Semiconductor Laser Shengxiao

More information

Opto-VLSI-based reconfigurable photonic RF filter

Opto-VLSI-based reconfigurable photonic RF filter Research Online ECU Publications 29 Opto-VLSI-based reconfigurable photonic RF filter Feng Xiao Mingya Shen Budi Juswardy Kamal Alameh This article was originally published as: Xiao, F., Shen, M., Juswardy,

More information

Final Year Projects 2016/7 Integrated Photonics Group

Final Year Projects 2016/7 Integrated Photonics Group Final Year Projects 2016/7 Integrated Photonics Group Overview: This year, a number of projects have been created where the student will work with researchers in the Integrated Photonics Group. The projects

More information

Space-Time Optical Systems for Encryption of Ultrafast Optical Data

Space-Time Optical Systems for Encryption of Ultrafast Optical Data Space-Time Optical Systems for Encryption of Ultrafast Optical Data J.-H. Chung, D. E. Leaird, J.D. McKinney, N.A. Webster, and A. M. Weiner Purdue University Ultrafast Optics and Optical Fiber Communications

More information

MOS CURRENT MODE LOGIC BASED PRIORITY ENCODERS

MOS CURRENT MODE LOGIC BASED PRIORITY ENCODERS MOS CURRENT MODE LOGIC BASED PRIORITY ENCODERS Neeta Pandey 1, Kirti Gupta 2, Stuti Gupta 1, Suman Kumari 1 1 Dept. of Electronics and Communication, Delhi Technological University, New Delhi (India) 2

More information

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay)   CSC S.J. Park. Announcement Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 6 (31 Jan 2008) 1 Announcement 2 1 Reminder A logic circuit is composed of: Inputs Outputs Functional specification

More information

Photonic Signal Processing(PSP) of Microwave Signals

Photonic Signal Processing(PSP) of Microwave Signals Photonic Signal Processing(PSP) of Microwave Signals 2015.05.08 김창훈 R. A. Minasian, Photonic signal processing of microwave signals, IEEE Trans. Microw. Theory Tech., vol. 54, no. 2, pp. 832 846, Feb.

More information

Published in: Proceedings of the 36th European Conference and Exhibition on Optical Communication, ECOC 2010, September 19-23, 2010, Torino, Italy

Published in: Proceedings of the 36th European Conference and Exhibition on Optical Communication, ECOC 2010, September 19-23, 2010, Torino, Italy 32Gb/s data routing in a monolithic multistage semiconductor optical amplifier switching circuit Albores Mejia, A.; Gomez Agis, F.; Dorren, H.J.S.; Leijtens, X.J.M.; Smit, M.K.; Robbins, D.J.; Williams,

More information

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1 LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM K-Map for SUM: K-Map for CARRY: SUM = A B + AB CARRY = AB 22/ODD/III/ECE/DE/LM Page No. EXPT NO: DATE : DESIGN OF ADDER AND SUBTRACTOR AIM: To design

More information

Digital Electronics 8. Multiplexer & Demultiplexer

Digital Electronics 8. Multiplexer & Demultiplexer 1 Module -8 Multiplexers and Demultiplexers 1 Introduction 2 Principles of Multiplexing and Demultiplexing 3 Multiplexer 3.1 Types of multiplexer 3.2 A 2 to 1 multiplexer 3.3 A 4 to 1 multiplexer 3.4 Multiplex

More information

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI 6489 (Approved By AICTE,Newdelhi Affiliated To ANNA UNIVERSITY::Chennai) CS 62 DIGITAL ELECTRONICS LAB (REGULATION-23) LAB MANUAL DEPARTMENT OF

More information

Low Power 8-Bit ALU Design Using Full Adder and Multiplexer

Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Gaddam Sushil Raj B.Tech, Vardhaman College of Engineering. ABSTRACT: Arithmetic logic unit (ALU) is an important part of microprocessor. In

More information

The non-linear behaviour of laser diodes integrated with semiconductor optical amplifiers.

The non-linear behaviour of laser diodes integrated with semiconductor optical amplifiers. The non-linear behaviour of laser diodes integrated with semiconductor optical amplifiers. Geert Morthier, Senior Member, IEEE, Wouter D Oosterlinck, Student Member, IEEE, Sam Verspurten, Student Member,

More information

Nanophotonics for low latency optical integrated circuits

Nanophotonics for low latency optical integrated circuits Nanophotonics for low latency optical integrated circuits Akihiko Shinya NTT Basic Research Labs., Nanophotonics Center, NTT Corporation MPSoC 17, Annecy, France Outline Low latency optical circuit BDD

More information

Optical Communications and Networking 朱祖勍. Sept. 25, 2017

Optical Communications and Networking 朱祖勍. Sept. 25, 2017 Optical Communications and Networking Sept. 25, 2017 Lecture 4: Signal Propagation in Fiber 1 Nonlinear Effects The assumption of linearity may not always be valid. Nonlinear effects are all related to

More information

International Journal of Engineering and Techniques - Volume 3 Issue 4, July-Aug 2017

International Journal of Engineering and Techniques - Volume 3 Issue 4, July-Aug 2017 RESEARCH ARTICLE OPEN ACCESS Evaluation of Security Aspects of Some Optical Code Division Multiple Access (OCDMA) Systems Karambir Singh 1, Karamdeep Singh 2, Shivinder Devra 3, Gagandeep Kaur 4 1, 2,

More information

Time-Multiplexed Pulse Shaping

Time-Multiplexed Pulse Shaping Time-Multiplexed Pulse Shaping Introduction Optical pulses are used to transmit information, perform remote sensing and metrology, and study physical processes in matter. These optics and photonics applications

More information

Optimization of supercontinuum generation in photonic crystal fibers for pulse compression

Optimization of supercontinuum generation in photonic crystal fibers for pulse compression Optimization of supercontinuum generation in photonic crystal fibers for pulse compression Noah Chang Herbert Winful,Ted Norris Center for Ultrafast Optical Science University of Michigan What is Photonic

More information

Optical Polarization Filters and Splitters Based on Multimode Interference Structures using Silicon Waveguides

Optical Polarization Filters and Splitters Based on Multimode Interference Structures using Silicon Waveguides International Journal of Engineering and Technology Volume No. 7, July, 01 Optical Polarization Filters and Splitters Based on Multimode Interference Structures using Silicon Waveguides 1 Trung-Thanh Le,

More information

Yoshiyasu Ueno, Ryouichi Nakamoto, Jun Sakaguchi, and Rei Suzuki *)

Yoshiyasu Ueno, Ryouichi Nakamoto, Jun Sakaguchi, and Rei Suzuki *) Optical-spectrum-synthesizer design within an all-optical semiconductor gate to reduce waveform distortion induced by carrier-cooling relaxation at sub-teraherz frequencies Yoshiyasu Ueno, Ryouichi Nakamoto,

More information

Digital Electronic Concepts

Digital Electronic Concepts Western Technical College 10662137 Digital Electronic Concepts Course Outcome Summary Course Information Description Career Cluster Instructional Level Total Credits 4.00 Total Hours 108.00 This course

More information

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers) Multi-state optical flip-flop memory based on ring lasers coupled through the same gain medium Zhang, S.; Lenstra, D.; Liu, Y.; Ju, H.; Li, Z.; Khoe, G.D.; Dorren, H.J.S. Published in: Optics Communications

More information

A Reset-Free Anti-Harmonic Programmable MDLL- Based Frequency Multiplier

A Reset-Free Anti-Harmonic Programmable MDLL- Based Frequency Multiplier JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, OL.13, NO.5, OCTOBER, 2013 http://dx.doi.org/10.5573/jsts.2013.13.5.459 A Reset-Free Anti-Harmonic Programmable MDLL- Based Frequency Multiplier Geontae

More information

CS 61C: Great Ideas in Computer Architecture Finite State Machines, Functional Units

CS 61C: Great Ideas in Computer Architecture Finite State Machines, Functional Units CS 61C: Great Ideas in Computer Architecture Finite State Machines, Functional Units Instructors: Vladimir Stojanovic and Nicholas Weaver http://inst.eecs.berkeley.edu/~cs61c/sp16 1 Machine Interpretation

More information

Directly Chirped Laser Source for Chirped Pulse Amplification

Directly Chirped Laser Source for Chirped Pulse Amplification Directly Chirped Laser Source for Chirped Pulse Amplification Input pulse (single frequency) AWG RF amp Output pulse (chirped) Phase modulator Normalized spectral intensity (db) 64 65 66 67 68 69 1052.4

More information

A high performance photonic pulse processing device

A high performance photonic pulse processing device A high performance photonic pulse processing device David Rosenbluth 2, Konstantin Kravtsov 1, Mable P. Fok 1, and Paul R. Prucnal 1 * 1 Princeton University, Princeton, New Jersey 08544, U.S.A. 2 Lockheed

More information

DESIGN OF EXTENDED 4-BIT FULL ADDER CIRCUIT USING HYBRID-CMOS LOGIC

DESIGN OF EXTENDED 4-BIT FULL ADDER CIRCUIT USING HYBRID-CMOS LOGIC DESIGN OF EXTENDED 4-BIT FULL ADDER CIRCUIT USING HYBRID-CMOS LOGIC 1 S.Varalakshmi, 2 M. Rajmohan, M.Tech, 3 P. Pandiaraj, M.Tech 1 M.Tech Department of ECE, 2, 3 Asst.Professor, Department of ECE, 1,

More information

Heterogeneously Integrated Microdisk Lasers for Optical Interconnects and Optical Logic

Heterogeneously Integrated Microdisk Lasers for Optical Interconnects and Optical Logic Heterogeneously Integrated Microdisk Lasers for Optical Interconnects and Optical Logic Pauline Méchet* a, Liu Liu** a, Rajesh Kumar a, Koen Huybrechts a, Thijs Spuesens a, Günther Roelkens a, Erik-Jan

More information

Enhancement of Design Quality for an 8-bit ALU

Enhancement of Design Quality for an 8-bit ALU ABHIYANTRIKI An International Journal of Engineering & Technology (A Peer Reviewed & Indexed Journal) Vol. 3, No. 5 (May, 2016) http://www.aijet.in/ eissn: 2394-627X Enhancement of Design Quality for an

More information