Computer-Based Project in VLSI Design Co 3/7
|
|
- Ashley Bryant
- 5 years ago
- Views:
Transcription
1 Computer-Based Project in VLSI Design Co 3/7 As outlined in an earlier section, the target design represents a Manchester encoder/decoder. It comprises the following elements: A ring oscillator module, which provides a master clock. An transmitter module. This element comprises a circuit which generates Manchester-coded data. A fuller description of Manchester code is given below. A receiver module, which decodes incoming Manchester-coded data. A 4-bit counter is required to generate additional clock waveforms to drive the coder and decoder modules. A single 2-input NOR gate is provided for introductory experiments. Each of these elements is dealt with in its own section below. The first stage of development involves creating a representation of the entire system using a hardware description language (HDL) to explore and verify its operation. It is helpful to present a block diagram showing the organisation of the listed elements. This is shown in Figure 1. Transmitter Counter Ring ill Receiver Figure 1 Block Diagram of complete ring design D M Holburn Mar 2004 C C7ring.doc
2 Ring Oscillator A key element of this project is the ring oscillator, ringarray, whose development is intended to highlight all the various activities involved in integrated circuit design. During the project you will construct a definition in a hardware description language for it. You will develop a schematic representation of its constituent gates and a graphical symbol; you will have a chance to predict its performance using digital and analogue simulation techniques. You will design and verify the mask layout for the 2 input NOR gate used in its construction, and finally, you will use the ringarray module as the signal source in an encoder-decoder design which includes counters and other sequential logic devices. The following section describes the specification to which we shall work for the ringarray part of the design. Ring Oscillator Specification The simple theory of the ring oscillator is given in the Design of Logic Gates in CMOS pamphlet, and the relation between gate delay and oscillation frequency is derived. The initial design for ringarray will use the NOR2 part whose detailed specification is provided by Mietec; the salient details are given overleaf. We shall aim to produce a ring oscillator with a single Enable input ENB, and two outputs OUT1 and OUT2 taken direct from the ringarray module, with a stated oscillation frequency and phase difference between them. In order to specify the basic characteristics of the ring oscillator portion of the design, we shall use the criteria detailed opposite. A single instantiation of the NOR2 gate is also shown in the block diagram in Figure 1. This gate is entirely separate from the ring oscillator and all other parts of the design. It is included to provide a straightforward means of introducing some of the major concepts related to schematic design and simulation. Later on we shall develop our own NOR2 gate at the most detailed level possible, using individual MOS transistors. The result will be a gate which is broadly similar to the Mietec part, but whose delay characteristics will likely be quite different. With a little reflection and research, and with modest effort you should be able to design a part which works significantly faster than the original library part, and you should be able to identify ways of making the design more compact (and hence cheaper). D M Holburn Mar 2004 C C7ring.doc
3 Ring Oscillator Specification Worst-case operating frequency ~6 MHz, based on Mietec NOR2 part with V dd = 5 volts and nominal loading capacitances (see overleaf for specification). Input ENB = 1 Input ENB = 0 Oscillator disabled Oscillator enabled Typical input/output waveforms Worst-case timing specifications (see waveforms) Parameter Description Lower limit (ns) Upper limit (ns) T Oscillation period t1 Delay from ENB to OUT t2 Delay from OUT1 to OUT D M Holburn Mar 2004 C C7ring.doc
4 D M Holburn Mar 2004 C C7ring.doc
5 ELECTRICAL CHARACTERISTICS CAPACITANCES INPUT CAPACITANCE UNIT A,B pf TYPICAL PROPAGATION DELAYS (T = 27 Celsius, Vdd = 5V, Cload = 0.2 pf) OUTPUT INTRINSIC DELAY UNIT A,B to Y Rising 2.7 ns Falling 2.8 ns D M Holburn Mar 2004 C C7ring.doc
6 Digital sub-systems In addition to the ring oscillator core we need to develop various additional digital sub-systems to support the Manchester transmitter/receiver. As for the ring oscillator, we shall initially investigate and verify the design using HDL. We shall then consider implementation. Unlike the ring oscillator, which we shall design and model at the most detailed level possible (creating it from individual MOS transistors), the Manchester transmitter/receiver design will take advantage of pre-defined library components. These will include: A digital counter constructed from components taken from the Mietec library (combinational gates and D-type bistables). The counter s Clock input is driven by one of the ring oscillator outputs, and the outputs are used to supply clock waveforms needed in other parts of the design. This will emphasise the value of the hierarchical approach to design. The Manchester transmitter, which itself can be divided into two parts: a sequence generator, and an encoder to convert its output to Manchester format. The sequence generator produces a convenient predictable digital waveform to drive the Manchester encoder. It comprises a shift register, synthesised from library components, with feedback from two of the shift register outputs (to be determined), using an EXOR gate, forming the Data input to the register. This arrangement is known as Modulo-2 feedback, and this arrangement produces a characteristic periodic waveform with useful properties. The circuit is often referred to as a Pseudo-Random Binary Sequence Generator. The shift register receives a clock signal from one of the counter outputs. No schematic is provided for this part of the circuit, and you are recommended to research this part of the design in one of the standard works for example, The Art of Electronics, by Horowitz and Hill. This configuration will provide ample opportunity for you to investigate the facilities provided in the simulation tools for predicting the behaviour of digital designs. The Manchester encoder design. Manchester code is described in more detail below, and a schematic for the encoder appears at the end of this chapter. The encoder comprises only one EXOR gate. It receives the data signal from the sequence generator and a clock SR_CLK from the counter, and produces at its output an encoded waveform in Manchester format. This signal could be applied to a cable for transmission over a considerable distance to a remote receiver (or decoder); only one conductor (plus earth return), or a single-channel wireless or optical link would be required for this. The Manchester transmitter we shall develop will lie adjacent to the receiver, and for our test purposes it will receive the signal generated by the local transmitter, rather than a remote one. This simplified arrangement reduces complexity without significantly detracting from the value of the exercise. The receiver is the most complicated part of the circuit and a detailed explanation of its operation and a representative schematic are given later in this chapter. D M Holburn Mar 2004 C C7ring.doc
7 Manchester Encoding and Decoding Manchester encoding is a synchronous clock encoding technique used by the OSI physical layer to encode the clock and data of a synchronous bit stream. In this technique, the actual binary data bits to be transmitted over the cable are not simply sent as a sequence of straight binary 1s and 0s (such a sequence is known technically as Non Return to Zero (NRZ)). Instead, the bits are translated into a slightly different format that has a number of advantages over using straight binary encoding (NRZ). Manchester encoding follows the rules shown below: Original Data Logic 0 Logic 1 Value Sent 0 to 1 (upward transition at bit centre) 1 to 0 (downward transition at bit centre) The following diagram shows a typical Manchester encoded signal with the corresponding binary representation of the data (1,1,0,1,0,0) being sent. Waveform for a Manchester-encoded bit stream carrying the sequence: In the Manchester encoding shown, a logic 0 is indicated by a 0 to 1 transition at the centre of the bit and a logic 1 is indicated by a 1 to 0 transition at the centre of the bit. Note that signal transitions (1 to 0 or 0 to 1) do not always occur at the 'bit boundaries' (the division between one bit and another), but that there is always a transition at the centre of each bit. The encoding may be alternatively viewed as a phase encoding where each bit is encoded by a positive 90 degree phase transition, or a negative 90 degree phase transition. Manchester code is sometimes known as a Biphase Code. A major advantage of a Manchester-encoded data stream is that it contains frequent level transitions which allow the receiver to extract the clock signal relatively easily - for example, using a Digital Phase Locked Loop (DPLL) - and correctly decode the value and timing of each bit. For reliable operation using a DPLL, the transmitted bit stream must contain a high density of bit transitions. Manchester encoding ensures this, allowing the receiving DPLL to correctly extract the clock signal, even in the presence of significant distortion in the transmission channel. The penalty for introducing frequent transitions is that the Manchester coded signal consumes more bandwidth than the original NRZ signal. There are other, more complex methods of coding that do not exhibit this inherent inefficiency. However, they call for more complex decoder designs. In many cases (for example, in Ethernet LAN systems), the additional bandwidth is not a significant issue. Example of Manchester Encoding The pattern of bits " " encodes to " ". Another more curious example is the pattern " etc" which encodes to " " which could also be viewed as " " (note that the spacing D M Holburn Mar 2004 C C7ring.doc
8 used here is just for clarity the bits are generated at regular intervals). Thus for a 10 Mbps Ethernet LAN, which uses such a pattern as a preamble sequence in advance of the data proper, the pattern encodes to a 5 MHz square wave! (i.e., one half cycle in each 0.1 microsecond bit period.) The Manchester Decoder The circuit below is widely used to decode Manchester-encoded data, and is the one used in our receiver design. It comprises six clocked bistable devices, and a handful of combinational gates. The inputs are: Manchester-coded data, and a clock which should have a frequency between 5 and 12 times the incoming data rate, although it need not be synchronised to the remote transmitter clock. In Manchester code, a logic 0 is encoded as a Low-to-High transition and a logic 1 is encoded as a High-to-Low transition. Between two identical bits of data there is thus an extra level transition, which must be ignored by the decoder. In order to do this, the decoder needs to extract information about the bit timing. This is achieved as follows. The decoder is supplied with a clock REC_CLOCK with timing that is several times higher than the encoding clock. This allows the incoming data DATA_IN to be sampled several times during the encoding period. In this design, a decode clock is specified at nominally eight times the incoming data rate, although this is not critical. After detecting a valid transition, the circuit ignores further transitions for six clock periods. This guarantees that the extra transition referred to will be ignored. Also, the design will tolerate substantial frequency errors between encoder and decoder. The signal RESET_decoder is provided to put the decoder into a known state before it starts operating. Q0 and Q1 are XORed by gate EXOR to detect any incoming level change. Q2, Q3 and Q4 form a divide-by-six Johnson counter that is designed to lock up when it reaches the 000 state. (It counts through the states 100, 110, 111, 011, 001 before reaching 000.) The state 010 is unused, but is detected and changed to 000 on the next clock edge. When the Johnson counter has timed out and is in the 000 state, any incoming level transition generates a pipelined STROBE signal whose presence confirms the signal RECEIVED_DATA from Q1 as valid data. This is latched in Q5 to produce the output signal DATA_OUT. On the next clock edge, the Johnson counter changes to 100, which terminates the strobe. For the following five clock periods, any incoming level changes are detected, but the XOR output is inhibited (by AND3) and is ignored. When the Johnson counter again reaches 000, it locks up and enables the STROBE signal. Any simultaneously or subsequently detected level change starts a new operation as described above. The decoder clock can be asynchronous to the incoming data, but must be faster than five times the incoming bit rate (in order to detect the next bit transition), and slower than 12 times the incoming bit rate (in order to suppress the between-bit transition). The nominal decode clock frequency should, therefore, be eight times the incoming data rate. D M Holburn Mar 2004 C C7ring.doc
9 Manchester Decoder schematic D M Holburn Mar 2004 C C7ring.doc
10 The Manchester Transmitter The schematic below represents both the sequence generator (shown as a rectangular block), and the encoder itself (the single exclusive-or gate EXOR). The signals SET and RESET are provided to allow the generator to be put into a standard state at the beginning of every transmission. Signal NRZ represents the unencoded non-returnto-zero data stream from the generator, and the signal MANCHESTER represents the Manchester-encoded output. D M Holburn Mar 2004 C C7ring.doc
Manchester Coding and Decoding Generation Theortical and Expermental Design
American Scientific Research Journal for Engineering, Technology, and Sciences (ASRJETS) ISSN (Print) 2313-4410, ISSN (Online) 2313-4402 Global Society of Scientific Research and Researchers http://asrjetsjournal.org/
More informationDepartment of Electronics & Telecommunication Engg. LAB MANUAL. B.Tech V Semester [ ] (Branch: ETE)
Department of Electronics & Telecommunication Engg. LAB MANUAL SUBJECT:-DIGITAL COMMUNICATION SYSTEM [BTEC-501] B.Tech V Semester [2013-14] (Branch: ETE) KCT COLLEGE OF ENGG & TECH., FATEHGARH PUNJAB TECHNICAL
More informationROM/UDF CPU I/O I/O I/O RAM
DATA BUSSES INTRODUCTION The avionics systems on aircraft frequently contain general purpose computer components which perform certain processing functions, then relay this information to other systems.
More informationlogic system Outputs The addition of feedback means that the state of the circuit may change with time; it is sequential. logic system Outputs
Sequential Logic The combinational logic circuits we ve looked at so far, whether they be simple gates or more complex circuits have clearly separated inputs and outputs. A change in the input produces
More informationDigital Logic Circuits
Digital Logic Circuits Let s look at the essential features of digital logic circuits, which are at the heart of digital computers. Learning Objectives Understand the concepts of analog and digital signals
More informationThis chapter discusses the design issues related to the CDR architectures. The
Chapter 2 Clock and Data Recovery Architectures 2.1 Principle of Operation This chapter discusses the design issues related to the CDR architectures. The bang-bang CDR architectures have recently found
More informationDigital Controller Chip Set for Isolated DC Power Supplies
Digital Controller Chip Set for Isolated DC Power Supplies Aleksandar Prodic, Dragan Maksimovic and Robert W. Erickson Colorado Power Electronics Center Department of Electrical and Computer Engineering
More informationPart IIA Third Year Projects Computer-Based Project in VLSI Design Co 3/7
Part IIA Third Year Projects Computer-Based Project in VLSI Design Co 3/7 The aims of this project are to provide a degree of familiarity with the following: The potential of computer-aided design for
More informationCMOS Digital Integrated Circuits Lec 11 Sequential CMOS Logic Circuits
Lec Sequential CMOS Logic Circuits Sequential Logic In Combinational Logic circuit Out Memory Sequential The output is determined by Current inputs Previous inputs Output = f(in, Previous In) The regenerative
More informationDigital Audio Broadcasting Eureka-147. Minimum Requirements for Terrestrial DAB Transmitters
Digital Audio Broadcasting Eureka-147 Minimum Requirements for Terrestrial DAB Transmitters Prepared by WorldDAB September 2001 - 2 - TABLE OF CONTENTS 1 Scope...3 2 Minimum Functionality...3 2.1 Digital
More information1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as
BioE 1310 - Review 5 - Digital 1/16/2017 Instructions: On the Answer Sheet, enter your 2-digit ID number (with a leading 0 if needed) in the boxes of the ID section. Fill in the corresponding numbered
More informationCSE 123: Computer Networks Alex C. Snoeren. Project 1 out Today, due 10/26!
CSE 123: Computer Networks Alex C. Snoeren Project 1 out Today, due 10/26! Signaling Types of physical media Shannon s Law and Nyquist Limit Encoding schemes Clock recovery Manchester, NRZ, NRZI, etc.
More informationHello and welcome to today s lecture. In the last couple of lectures we have discussed about various transmission media.
Data Communication Prof. Ajit Pal Department of Computer Science & Engineering Indian Institute of Technology, Kharagpur Lecture No # 7 Transmission of Digital Signal-I Hello and welcome to today s lecture.
More informationLecture-8 Transmission of Signals
Lecture-8 Transmission of Signals The signals are transmitted as electromagnetic waveforms. As the signal may be analog or digital, there four case of signal transmission. Analog data Analog Signal:- The
More informationLecture 3: Modulation & Clock Recovery. CSE 123: Computer Networks Stefan Savage
Lecture 3: Modulation & Clock Recovery CSE 123: Computer Networks Stefan Savage Lecture 3 Overview Signaling constraints Shannon s Law Nyquist Limit Encoding schemes Clock recovery Manchester, NRZ, NRZI,
More informationModule 3: Physical Layer
Module 3: Physical Layer Dr. Associate Professor of Computer Science Jackson State University Jackson, MS 39217 Phone: 601-979-3661 E-mail: natarajan.meghanathan@jsums.edu 1 Topics 3.1 Signal Levels: Baud
More informationCOMPUTER COMMUNICATION AND NETWORKS ENCODING TECHNIQUES
COMPUTER COMMUNICATION AND NETWORKS ENCODING TECHNIQUES Encoding Coding is the process of embedding clocks into a given data stream and producing a signal that can be transmitted over a selected medium.
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationLecture 23: Media Access Control. CSE 123: Computer Networks Alex C. Snoeren
Lecture 23: Media Access Control CSE 123: Computer Networks Alex C. Snoeren Overview Finish encoding schemes Manchester, 4B/5B, etc. Methods to share physical media: multiple access Fixed partitioning
More informationUNIT-II LOW POWER VLSI DESIGN APPROACHES
UNIT-II LOW POWER VLSI DESIGN APPROACHES Low power Design through Voltage Scaling: The switching power dissipation in CMOS digital integrated circuits is a strong function of the power supply voltage.
More informationECE 261 CMOS VLSI Design Methodologies. Final Project Report. Vending Machine. Dec 13, 2007
ECE 261 CMOS VLSI Design Methodologies Final Project Report Vending Machine Yuling Zhang Zhe Chen Yayuan Zhang Yanni Zhang Dec 13, 2007 Abstract This report gives the architectural design of a Vending
More informationLogic Families. Describes Process used to implement devices Input and output structure of the device. Four general categories.
Logic Families Characterizing Digital ICs Digital ICs characterized several ways Circuit Complexity Gives measure of number of transistors or gates Within single package Four general categories SSI - Small
More informationComputer-Based Project on VLSI Design Co 3/7
Computer-Based Project on VLSI Design Co 3/7 Electrical Characterisation of CMOS Ring Oscillator This pamphlet describes a laboratory activity based on an integrated circuit originally designed and tested
More informationENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS
ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS OBJECTIVES : 1. To interpret data sheets supplied by the manufacturers
More informationCD22103A. CMOS HDB3 (High Density Bipolar 3 Transcoder for 2.048/8.448Mb/s Transmission Applications. Features. Part Number Information.
OBSOLETE PRODUCT NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc Data Sheet November 2002 CD22103A FN1310.4 CMOS HDB3 (High Density Bipolar 3 Transcoder
More informationA New network multiplier using modified high order encoder and optimized hybrid adder in CMOS technology
Inf. Sci. Lett. 2, No. 3, 159-164 (2013) 159 Information Sciences Letters An International Journal http://dx.doi.org/10.12785/isl/020305 A New network multiplier using modified high order encoder and optimized
More informationCombinational Logic Circuits. Combinational Logic
Combinational Logic Circuits The outputs of Combinational Logic Circuits are only determined by the logical function of their current input state, logic 0 or logic 1, at any given instant in time. The
More informationLECTURE 2 Wires and Models
MIT 6.02 DRAFT Lecture Notes Fall 2010 (Last update: September, 2010) Comments, questions or bug reports? Please contact 6.02-staff@mit.edu LECTURE 2 Wires and Models This lecture discusses how to model
More informationDatacommunication I. Layers of the OSI-model. Lecture 3. signal encoding, error detection/correction
Datacommunication I Lecture 3 signal encoding, error detection/correction Layers of the OSI-model repetition 1 The OSI-model and its networking devices repetition The OSI-model and its networking devices
More informationLecture 11: Clocking
High Speed CMOS VLSI Design Lecture 11: Clocking (c) 1997 David Harris 1.0 Introduction We have seen that generating and distributing clocks with little skew is essential to high speed circuit design.
More informationEECS 122: Introduction to Computer Networks Encoding and Framing. Questions
EECS 122: Introduction to Computer Networks Encoding and Framing Computer Science Division Department of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley, CA 94720-1776
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More informationA Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation
WA 17.6: A Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation Gu-Yeon Wei, Jaeha Kim, Dean Liu, Stefanos Sidiropoulos 1, Mark Horowitz 1 Computer Systems Laboratory, Stanford
More informationModule -18 Flip flops
1 Module -18 Flip flops 1. Introduction 2. Comparison of latches and flip flops. 3. Clock the trigger signal 4. Flip flops 4.1. Level triggered flip flops SR, D and JK flip flops 4.2. Edge triggered flip
More informationRECOMMENDATION ITU-R BT.1302 *
Rec. ITU-R BT.1302 1 RECOMMENDATION ITU-R BT.1302 * Interfaces for digital component video signals in 525-line and 625-line television systems operating at the 4:2:2 level of Recommendation ITU-R BT.601
More informationComputer-Based Project on VLSI Design Co 3/8
Computer-Based Project on VLSI Design Co 3/8 This pamphlet describes a laboratory activity based on a former third year EIST experiment. Its purpose is the measurement of the switching speed of some CMOS
More informationB.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics
B.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics Sr. No. Date TITLE To From Marks Sign 1 To verify the application of op-amp as an Inverting Amplifier 2 To
More information2014 Paper E2.1: Digital Electronics II
2014 Paper E2.1: Digital Electronics II Answer ALL questions. There are THREE questions on the paper. Question ONE counts for 40% of the marks, other questions 30% Time allowed: 2 hours (Not to be removed
More informationHIGH LOW Astable multivibrators HIGH LOW 1:1
1. Multivibrators A multivibrator circuit oscillates between a HIGH state and a LOW state producing a continuous output. Astable multivibrators generally have an even 50% duty cycle, that is that 50% of
More informationLaboratory Manual CS (P) Digital Systems Lab
Laboratory Manual CS 09 408 (P) Digital Systems Lab INDEX CYCLE I A. Familiarization of digital ICs and digital IC trainer kit 1 Verification of truth tables B. Study of combinational circuits 2. Verification
More informationLow Power Pulse-Based Communication
MERIT BIEN 2009 Final Report 1 Low Power Pulse-Based Communication Santiago Bortman and Paresa Modarres Abstract When designing small, autonomous micro-robotic systems, minimizing power consumption by
More informationBPSK_DEMOD. Binary-PSK Demodulator Rev Key Design Features. Block Diagram. Applications. General Description. Generic Parameters
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core reset 16-bit signed input data samples Automatic carrier acquisition with no complex setup required User specified design
More informationLecture 02: Digital Logic Review
CENG 3420 Lecture 02: Digital Logic Review Bei Yu byu@cse.cuhk.edu.hk CENG3420 L02 Digital Logic. 1 Spring 2017 Review: Major Components of a Computer CENG3420 L02 Digital Logic. 2 Spring 2017 Review:
More informationFan in: The number of inputs of a logic gate can handle.
Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More informationDESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS
DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,
More informationECE 6770 FINAL PROJECT
ECE 6770 FINAL PROJECT POINT TO POINT COMMUNICATION SYSTEM Submitted By: Omkar Iyer (Omkar_iyer82@yahoo.com) Vamsi K. Mudarapu (m_vamsi_krishna@yahoo.com) MOTIVATION Often in the real world we have situations
More informationCS302 - Digital Logic Design Glossary By
CS302 - Digital Logic Design Glossary By ABEL : Advanced Boolean Expression Language; a software compiler language for SPLD programming; a type of hardware description language (HDL) Adder : A digital
More informationLecture (06) Digital Coding techniques (II) Coverting Digital data to Digital Signals
Lecture (06) Digital Coding techniques (II) Coverting Digital data to Digital Signals Agenda Objective Line Coding Block Coding Scrambling Dr. Ahmed ElShafee ١ Dr. Ahmed ElShafee, ACU Spring 2016, Data
More information12 BIT ACCUMULATOR FOR DDS
12 BIT ACCUMULATOR FOR DDS ECE547 Final Report Aravind Reghu Spring, 2006 1 CONTENTS 1 Introduction 6 1.1 Project Overview 6 1.1.1 How it Works 6 1.2 Objective 8 2 Circuit Design 9 2.1 Design Objective
More informationJitter in Digital Communication Systems, Part 1
Application Note: HFAN-4.0.3 Rev.; 04/08 Jitter in Digital Communication Systems, Part [Some parts of this application note first appeared in Electronic Engineering Times on August 27, 200, Issue 8.] AVAILABLE
More informationMaximum data rate: 50 MBaud Data rate range: ±15% Lock-in time: 1 bit
MONOLITHIC MANCHESTER ENCODER/DECODER (SERIES 3D7503) FEATURES 3D7503 data 3 delay devices, inc. PACKAGES All-silicon, low-power CMOS technology CIN 1 14 Encoder and decoder function independently Encoder
More informationDESIGN OF HIGH FREQUENCY CMOS FRACTIONAL-N FREQUENCY DIVIDER
12 JAVA Journal of Electrical and Electronics Engineering, Vol. 1, No. 1, April 2003 DESIGN OF HIGH FREQUENCY CMOS FRACTIONAL-N FREQUENCY DIVIDER Totok Mujiono Dept. of Electrical Engineering, FTI ITS
More informationLecture 3: Modulation & Clock Recovery. CSE 123: Computer Networks Alex C. Snoeren
Lecture 3: Modulation & Clock Recovery CSE 123: Computer Networks Alex C. Snoeren Lecture 3 Overview Signaling constraints Shannon s Law Nyquist Limit Encoding schemes Clock recovery Manchester, NRZ, NRZI,
More informationEncoding and Framing
Encoding and Framing EECS 489 Computer Networks http://www.eecs.umich.edu/~zmao/eecs489 Z. Morley Mao Tuesday Nov 2, 2004 Acknowledgement: Some slides taken from Kurose&Ross and Katz&Stoica 1 Questions
More information) #(2/./53 $!4! 42!.3-)33)/.!4! $!4! 3)'.!,,).' 2!4% ()'(%2 4(!. KBITS 53).' K(Z '2/50 "!.$ #)2#5)43
INTERNATIONAL TELECOMMUNICATION UNION )454 6 TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU $!4! #/--5.)#!4)/. /6%2 4(% 4%,%(/.%.%47/2+ 39.#(2/./53 $!4! 42!.3-)33)/.!4! $!4! 3)'.!,,).' 2!4% ()'(%2 4(!.
More informationCircuits in CMOS VLSI. Darshana Sankhe
Circuits in CMOS VLSI Darshana Sankhe Static CMOS Advantages: Static (robust) operation, low power, scalable with technology. Disadvantages: Large size: An N input gate requires 2N transistors. Large capacitance:
More informationFirst Optional Homework Problem Set for Engineering 1630, Fall 2014
First Optional Homework Problem Set for Engineering 1630, Fall 014 1. Using a K-map, minimize the expression: OUT CD CD CD CD CD CD How many non-essential primes are there in the K-map? How many included
More informationRFID Anti-Collision System Using the Spread Spectrum Technique
Using the Spread Spectrum Technique Document ID: PG-TR-050426-AR Date: 26 April 2005 Anil Rohatgi 777 Atlantic Ave. Atlanta GA 30332-0250 Voice: (404)894-8169 Fax: (404)894-5935 http://www.propagation.gatech.edu
More informationChapter 2 Direct-Sequence Systems
Chapter 2 Direct-Sequence Systems A spread-spectrum signal is one with an extra modulation that expands the signal bandwidth greatly beyond what is required by the underlying coded-data modulation. Spread-spectrum
More informationCS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam
CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION 2011 (October-November) Q-21 Draw function table of a half adder circuit? (2) Answer: - Page
More informationCOMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA
COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC LOGIC Logic is a branch of math that tries to look at problems in terms of being either true or false. It will use a set of statements to derive new true
More informationRECOMMENDATION ITU-R BT *
Rec. ITU-R BT.656-4 1 RECOMMENDATION ITU-R BT.656-4 * Interfaces for digital component video signals in 525-line and 625-line television systems operating at the 4:2:2 level of Recommendation ITU-R BT.601
More informationA Survey of the Low Power Design Techniques at the Circuit Level
A Survey of the Low Power Design Techniques at the Circuit Level Hari Krishna B Assistant Professor, Department of Electronics and Communication Engineering, Vagdevi Engineering College, Warangal, India
More informationA Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication
A Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication Peggy B. McGee, Melinda Y. Agyekum, Moustafa M. Mohamed and Steven M. Nowick {pmcgee, melinda, mmohamed,
More informationChapter 5: Signal conversion
Chapter 5: Signal conversion Learning Objectives: At the end of this topic you will be able to: explain the need for signal conversion between analogue and digital form in communications and microprocessors
More informationPage 1. Last time we looked at: latches. flip-flop
Last time we looked at: latches flip flops We saw that these devices hold a value depending on their inputs. A data input value is loaded into the register on the rise of the edge. Some circuits have additional
More informationElectronics. Digital Electronics
Electronics Digital Electronics Introduction Unlike a linear, or analogue circuit which contains signals that are constantly changing from one value to another, such as amplitude or frequency, digital
More informationC06a: Digital Modulation
CISC 7332X T6 C06a: Digital Modulation Hui Chen Department of Computer & Information Science CUNY Brooklyn College 10/2/2018 CUNY Brooklyn College 1 Outline Digital modulation Baseband transmission Line
More informationCOMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
More informationComputer Facilities and Network Management BUS3150 Assignment 1
Computer Facilities and Network Management BUS3150 Assignment 1 Due date: Friday 1st September 2006 (Week 7) This Assignment has 6 questions, and you should complete answers for all 6. The Assignment contributes
More informationAND 5GHz ABSTRACTT. easily detected. the transition. for half duration. cycle highh voltage is send. this. data bit frame. the the. data.
COMPARISON OF DIFFERENT DESIGNS OF MANCHES STER ENCODER DESIGNED D WITH CMOS INVERTERS USING 32NM UMC CMOS TECHNOLOGY AT 1GHz, 2.5GHz AND 5GHz M. Tech student, Department of ECE, Gyan Vihar School of Engineering
More informationThree-level Code Division Multiplex for Local Area Networks
Three-level Code Division Multiplex for Local Area Networks Mokhtar M. 1,2, Quinlan T. 1 and Walker S.D. 1 1. University of Essex, U.K. 2. Universiti Pertanian Malaysia, Malaysia Abstract: This paper reports
More informationTSTE17 System Design, CDIO. General project hints. Behavioral Model. General project hints, cont. Lecture 5. Required documents Modulation, cont.
TSTE17 System Design, CDIO Lecture 5 1 General project hints 2 Project hints and deadline suggestions Required documents Modulation, cont. Requirement specification Channel coding Design specification
More informationIJMIE Volume 2, Issue 3 ISSN:
IJMIE Volume 2, Issue 3 ISSN: 2249-0558 VLSI DESIGN OF LOW POWER HIGH SPEED DOMINO LOGIC Ms. Rakhi R. Agrawal* Dr. S. A. Ladhake** Abstract: Simple to implement, low cost designs in CMOS Domino logic are
More informationEEE 301 Digital Electronics
EEE 301 Digital Electronics Lecture 1 Course Contents Introduction to number systems and codes. Analysis and synthesis of digital logic circuits: Basic logic functions, Boolean algebra,combinational logic
More informationClass 4 ((Communication and Computer Networks))
Class 4 ((Communication and Computer Networks)) Lesson 5... SIGNAL ENCODING TECHNIQUES Abstract Both analog and digital information can be encoded as either analog or digital signals. The particular encoding
More informationCHAPTER 2. Instructor: Mr. Abhijit Parmar Course: Mobile Computing and Wireless Communication ( )
CHAPTER 2 Instructor: Mr. Abhijit Parmar Course: Mobile Computing and Wireless Communication (2170710) Syllabus Chapter-2.3 Modulation Techniques Reasons for Choosing Encoding Techniques Digital data,
More informationPhysical Layer. Networked Systems Architecture 3 Lecture 6
Physical Layer Networked Systems Architecture 3 Lecture 6 Lecture Outline Physical layer concepts Wired links Unshielded twisted pair, coaxial cable, optical fibre Encoding data onto a wire Wireless links
More information1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6)
CSE 493/593 Test 2 Fall 2011 Solution 1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6) Decreasing of W to make the gate slower,
More informationTime-Multiplexed Dual-Rail Protocol for Low-Power Delay-Insensitive Asynchronous Communication
Time-Multiplexed Dual-Rail Protocol for Low-Power Delay-Insensitive Asynchronous Communication Marco Storto and Roberto Saletti Dipartimento di Ingegneria della Informazione: Elettronica, Informatica,
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationMICROWIND2 DSCH2 8. Converters /11/00
8-9 05/11/00 Fig. 8-7. Effect of sampling The effect of sample and hold is illustrated in figure 8-7. When sampling, the transmission gate is turned on so that the sampled data DataOut reaches the value
More informationUMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency
UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency Jamie E. Reinhold December 15, 2011 Abstract The design, simulation and layout of a UMAINE ECE Morse code Read Only Memory and transmitter
More informationHD Radio FM Transmission. System Specifications
HD Radio FM Transmission System Specifications Rev. G December 14, 2016 SY_SSS_1026s TRADEMARKS HD Radio and the HD, HD Radio, and Arc logos are proprietary trademarks of ibiquity Digital Corporation.
More informationEncoding and Framing. Questions. Signals: Analog vs. Digital. Signals: Periodic vs. Aperiodic. Attenuation. Data vs. Signal
Questions Encoding and Framing Why are some links faster than others? What limits the amount of information we can send on a link? How can we increase the capacity of a link? EECS 489 Computer Networks
More informationTesting Power Sources for Stability
Keywords Venable, frequency response analyzer, oscillator, power source, stability testing, feedback loop, error amplifier compensation, impedance, output voltage, transfer function, gain crossover, bode
More informationDesign of Simulcast Paging Systems using the Infostream Cypher. Document Number Revsion B 2005 Infostream Pty Ltd. All rights reserved
Design of Simulcast Paging Systems using the Infostream Cypher Document Number 95-1003. Revsion B 2005 Infostream Pty Ltd. All rights reserved 1 INTRODUCTION 2 2 TRANSMITTER FREQUENCY CONTROL 3 2.1 Introduction
More informationProgrammable Clock Generator
Features Clock outputs ranging from 391 khz to 100 MHz (TTL levels) or 90 MHz (CMOS levels) 2-wire serial interface facilitates programmable output frequency Phase-Locked Loop oscillator input derived
More informationI hope you have completed Part 2 of the Experiment and is ready for Part 3.
I hope you have completed Part 2 of the Experiment and is ready for Part 3. In part 3, you are going to use the FPGA to interface with the external world through a DAC and a ADC on the add-on card. You
More informationSequential Logic Circuits
Exercise 2 Sequential Logic Circuits 1 - Introduction Goal of the exercise The goals of this exercise are: - verify the behavior of simple sequential logic circuits; - measure the dynamic parameters of
More informationThe quality of the transmission signal The characteristics of the transmission medium. Some type of transmission medium is required for transmission:
Data Transmission The successful transmission of data depends upon two factors: The quality of the transmission signal The characteristics of the transmission medium Some type of transmission medium is
More informationIntroduction to CMOS VLSI Design (E158) Lecture 5: Logic
Harris Introduction to CMOS VLSI Design (E158) Lecture 5: Logic David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH E158 Lecture 5 1
More informationCMOS Digital Integrated Circuits Analysis and Design
CMOS Digital Integrated Circuits Analysis and Design Chapter 8 Sequential MOS Logic Circuits 1 Introduction Combinational logic circuit Lack the capability of storing any previous events Non-regenerative
More informationThe HC-5560 Digital Line Transcoder
TM The HC-5560 Digital Line Transcoder Application Note January 1997 AN573.l Introduction The Intersil HC-5560 digital line transcoder provides mode selectable, pseudo ternary line coding and decoding
More informationPoint-to-Point Communications
Point-to-Point Communications Key Aspects of Communication Voice Mail Tones Alphabet Signals Air Paper Media Language English/Hindi English/Hindi Outline of Point-to-Point Communication 1. Signals basic
More informationAN457 APPLICATION NOTE
AN457 APPLICATION NOTE TWIN-LOOP CONTROL CHIP CUTS COST OF DC MOTOR POSITIONING by H. Sax, A. Salina The Using a novel control IC that works with a simple photoelectric sensor, DC motors can now compare
More informationIntroduction (concepts and definitions)
Objectives: Introduction (digital system design concepts and definitions). Advantages and drawbacks of digital techniques compared with analog. Digital Abstraction. Synchronous and Asynchronous Systems.
More information9.4. Synchronization:
9.4. Synchronization: It is the process of timing the serial transmission to properly identify the data being sent. There are two most common modes: Synchronous transmission: Synchronous transmission relies
More informationDigital Transceiver using H-Ternary Line Coding Technique
Digital Transceiver using H-Ternary Line Coding Technique Abstract In this paper Digital Transceiver using Hybrid Ternary Technique gives the details about digital transmitter and receiver with the design
More informationChapter 6 Bandwidth Utilization: Multiplexing and Spreading 6.1
Chapter 6 Bandwidth Utilization: Multiplexing and Spreading 6.1 Copyright The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-6 PERFORMANCE One important issue in networking
More information