PERSPECTIVES FOR DISRUPTIVE 200MM/8-INCH GAN POWER DEVICE AND GAN-IC TECHNOLOGY DR. DENIS MARCON SR. BUSINESS DEVELOPMENT MANAGER
|
|
- Christian Gray
- 5 years ago
- Views:
Transcription
1 PERSPECTIVES FOR DISRUPTIVE 200MM/8-INCH GAN POWER DEVICE AND GAN-IC TECHNOLOGY DR. DENIS MARCON SR. BUSINESS DEVELOPMENT MANAGER
2 What I will show you today 200mm/8-inch GaN-on-Si e-mode/normally-off technology is ready Epitaxy is available to cover applications (at least) till 650V E-mode/normally-off technology has solved all the issues Vth vs Ron, Gate Leakage, Dynamic Ron-Dispersion, Reliability,... Available to you via tech-transfer or private full lot...what is next? GaN-IC: Full GaN power-ic monolithically integrated in one chip Revolution in GaN technology enabled by means of GaN-on-SOI and isolation technologies Half-bridge with integrated driver and Logic Available to everyone via MPW offering 2
3 3 200MM/8-INCH GAN-ON-SI E-MODE/NORMALLY-OFF TECHNOLOGY IS READY
4 200mm/8-inch GaN-on-Si epi-challenges Some of the key issues (for non-optimized epi) The Si lattice is 17% larger than the GaN lattice Coefficient of thermal expansion (CTE) mismatch between GaN and Si is 116% NON OPTIMIZED GaN-on-Si Epitaxy technology GaN layer cracking Low mechanical stability (i.e. wafer breakage) excessive wafer bow (>50µm)
5 Wafer warp (µm) Imec s 200mm/8-inch GaN-on-Si buffers Imec has solved all the epi-related issues +50µm GeN2-HV buffer -50µm GeN1-HV buffer LV buffer Imec GaN-on-Si buffer Within Warp specs Mechanically strong High surface quality High performance Dispersion free Reliable 5
6 Architectures for Normally-off/E-mode GaN devices Two architecture families can be identified for e-mode device p-gan HEMT Recessed MISHEMT S AlGaN G p-gan D S in-situ G Si 3 N 4 AlGaN D 2DEG GaN 2DEG GaN A p-gan layer below the gate liftup the band diagram below the gate to realize e-mode operation. The AlGaN layer is recessed below the gate, to locally interrupt the 2DEG to realize e-mode operation. 6
7 Source metal 1 field plate Choice of Gate architectures Stacked gate patterning Separate gate patterning SiO 2 Source contact field plate SiO 2 Gate Metal Gate metal field plate SiO 2 TiN p-gan AlGaN SiO 2 TiN interlayer p-gan AlGaN barrier GaN channel One-step processing of p-gan and gate metal Simple process High gate metal sheet resistance Absence of Gate Field Plate Separate patterning of p-gan layer and gate metal TiN interlayer protects the p-gan surface Lower gate metal sheet resistance Possibility to have Gate Field Plate 7
8 Optimum Transistors Performance: identification of the center point Center point Buffer Buffer type Imec s buffer GaN channel AlGaN barrier Thickness XX nm Thickness / Al % XX nm / XX % Epi and device processing have been optimized for performance (Vth, Ron, leakage...), reliability and manufacturability Buffer p-gan epi Layer thickness XX nm Mg chemical level XX at/cm 3... Barrier Temperature growth / activation Pressure XX C Process Gate metal XX p-gan selective etch XX Torr XX Dielec. access region Center point P-GaN layer dep Dielectric access region Dielectric back-end XX XX P-GaN Dry etch 8
9 V t (V) Optimization of Transistors Performance Several epi and device parameters needs to be tuned together V 7.5 Ohm.mm R on (Ohm.mm) Barrier DOEs Identification of the best point for high Vth and Low Ron Dielectric 1 Dielectric 2 2DEG R sh V t R on Dyn R on Type 1 SiN Type 2 SiN Type 2 SiN Type 2 SiN Type 1 SiO 2 Type 2 SiO 2 Al% 25.0% Type 3 SiO 2 Type 2 SiO 2 Al% 22.5% Type 1 Al Al% 20.0% 2 O 3 Type 2 SiO 2 Al% 17.5% Type 1 HfO 2 Type 2 SiO 2 Type 1 Al 2 O 3 /HfO 2 Type 2 SiO 2 Identification of the best dielectric combinations 9
10 Forward Gate Leakage optimization Aim is to push the technology for large gate breakdown and reliability DOE V gs ~ 5 V DOEs to optimized the Gate leakage without impacting Vth (and Ron) With latest optimization, hard breakdown is beyond 10V HTGB at 150C test passed at Vg=+7V 10
11 Norm. dynamic R on at 200 V Normalized Dynamic Ron Normalized Dynamic Ron Optimization towards less than 20% Dynamic Ron All matter to lower Dynamic Ron: Epitaxy, Design, Gate, Dielectric etc Normalized dynamic R on at 198 V DOEs to identify best conditions Fine tuning 25 deg C 150 deg C 150 nm + SiN 180 nm + SiN 260 nm + SiN 180 nm + SiO2 DOES for optimization SiO 2 layer thickness (nm), back-end dielectric Today Dynamic Ron is less than 20% up to 650V (both at RT and at 150C) 11
12 Imec s 200mm p-gan e-mode transistors: output characteristics 200mm GaN-on-Si power transistors (36mm powerbar) for 650V applications Ids Design C3 T=150C In collaboration with On Semiconductor Ig 1µA/mm E-mode output characteristic >2000 HRS HTRB stress <1uA/mm up to 650V at Vg=0V Hard breakdown beyond 1000V 12
13 Technology Transfer Transfer of state-of-the-art technology to slash time-to-market Imec provides detailed transfer documentation Engineers will follow one or more lot(s) step-by-step and absorb imec s know-how Imec provides remote support 8 working-days 2 months Class room training Hands-on training 9 months Remote support Install process at Customer side by customer T0 T0+3months T0+12 months Transfer plan and activities is defined together with the customer based on customer s needs 13
14 Private Lot To obtain 12 wafers with your design into imec s state-of-the-art GaN e-mode technology Imec provides PDK: 100V, 200V or 650V e-mode transistors (or diode) Customer designs power devices into imec s PDK Imec can provide assistance Dedicated mask is taped out 12 wafers are processed, characterized and delivered Imec commits to meet specs (on imec s design) Imec provides PDK Customer provides GDS-II file Mask tape-out Lot processing (12 wafers) 3 weeks 16 weeks 14
15 GAN-IC: FULL GAN POWER-IC MONOLITHICALLY INTEGRATED IN ONE CHIP
16 How does introducing GaN-IC fell like? A revolution in power technology Si discrete devices technology GaN discrete devices technology Imec s GaN-IC technology Evolution of power conversion technology
17 Revolution in GaN Power Technology Monolithically (fully) integrated GaN-IC Power convertor are still formed by discrete: Bulky system Not taking advance of GaN (high f) performance Hampered by parasitic Costy (many packaged devices) Very limited flexibility Monolithically (fully) integrated GaN-IC Compact system Unlock the full potential of GaN tech Low parasitic Cheaper (no need for packages) Very flexible Foster innovation
18 Full GaN-IC is NOT possible on GaN-on-Si Devices are connected via the substrate This is the problem Half-bridge integration is not possible on a regular silicon substrate because there is only one substrate reference. 18
19 GaN-IC requires a buried oxide GaN-on-Si IMEC Solution for GaN-IC GaN-IC technology requires a buried oxide combined with trench isolation. Each transistor has it s own isolated pocket with a separate source connected to the substrate 19
20 Si(111) Cross-talk/Backgating effect is eliminated with imec s GaN-IC technology (a) (b) Norm. I D Low side S1 V B-S1 =0V 1.4 S1 1.2 G1 p-gan AlGaN Substrate contact B1 V B1-S1 =0V G1 p-gan AlGaN (Al)GaN D1 D1 V SW N Implantation B V SW (a) GaN-on-Si Trench High side S2 S2 V B2-S2 =0V G2 p-gan AlGaN V B-S2 <0V Si(111) G2 p-gan AlGaN Subs. B grounded V S2 = 0 V 100 V 200 V (Al)GaN Si(111) SiO 2 Si(100) D2 D2 B2 V G2S2 =5V V D2S2 =1V Stress time (s) V IN V IN Norm. I D (a) GaN-on-Si V S2 = 0 V Subs. B floating 100 V 200 V V G2S2 =5V V D2S2 =1V Stress time (s) (b) V B-S1 =0V Norm. I D S1 Substrate contact B G1 p-gan AlGaN V B1-S1 =0V (Al)GaN (b) GaN-on-SOI Subs. B2 connect. to S2 100 V D1 200 V V S2 = 0 V Trench V SW S2 V B2-S2 =0V I D reduction is eliminated. V G2S2 =5V V D2S2 =1V B Stress time (s) V B-S2 <0V G2 p-gan AlGaN (Al)GaN Si(111) SiO 2 Si(100) D2 B2 V IN 20
21 GaN-IC: Layout examples and logic LOGIC Resistor Transistor Logic (RTL) H3 R H1 H2 R L H6 H5 H4 HS H1 H2 H3 R H Inverter NOR LS NAND Power device with integrated driver Half-bridge LS RS Flip Flop Further functionality will be added: Analog/digital low voltage devices integrated diodes, d-mode devices T-sensors... Half-bridge with integrated driver 100-MHz 17-stage ring oscillator 21
22 GaN-IC: it is accessible to everybody via imec s MPW offering 200V GaN-IC 650V GaN-IC 200V GaN-IC + integrated diode 200V 650V GaN-IC + integrated diode 200V GaN-IC + diode + d-mode 650V 650V GaN-IC + diode + d-mode Imec s roadmap for GaN-IC 200V GaN-IC PDK Released Deadline for GDS-II submission DRC Checks 1 st Shuttle Delivery of Dies Next Shuttles... Feb 2019 May 2019 August 2019 October 2019 Design environment: Cadence Virtuoso Mentor Calibre MPW: Die size: 5.15 x 5.15 mm 2 / 20 dies delivered 22
23 What I showed you today 200mm/8-inch GaN-on-Si e-mode/normally-off technology is ready Epitaxy is available to cover applications (at least) till 650V E-mode/normally-off technology has solved all the issues Vth vs Ron, Gate Leakage, Dynamic Ron-Dispersion, Reliability,... Available to you via tech-transfer or private full lot...what is next? GaN-IC: Full GaN power-ic monolithically integrated in one chip Revolution in GaN technology enabled by means of GaN-on-SOI and isolation technologies Half-bridge with integrated driver and Logic Available to everyone via MPW offering 23
Semiconductor Materials for Power Electronics (SEMPEL) GaN power electronics materials
Semiconductor Materials for Power Electronics (SEMPEL) GaN power electronics materials Kjeld Pedersen Department of Physics and Nanotechnology, AAU SEMPEL Semiconductor Materials for Power Electronics
More informationFOUNDRY SERVICE. SEI's FEATURE. Wireless Devices FOUNDRY SERVICE. SRD-800DD, SRD-500DD D-FET Process Lg=0.8, 0.5µm. Ion Implanted MESFETs SRD-301ED
FOUNDRY SERVICE 01.04. Foundry services have been one of the core businesses at SEI, providing sophisticated GaAs IC technology for all customers. SEI offers very flexible service to support the customers
More informationCustomized probe card for on wafer testing of AlGaN/GaN power transistors
Customized probe card for on wafer testing of AlGaN/GaN power transistors R. Venegas 1, K. Armendariz 2, N. Ronchi 1 1 imec, 2 Celadon Systems Inc. Presented by Bryan Root 2 Outline Introduction GaN for
More informationCustomized probe card for on-wafer testing of AlGaN/GaN power transistors
Customized probe card for on-wafer testing of AlGaN/GaN power transistors R. Venegas 1, K. Armendariz 2, N. Ronchi 1 1 imec, 2 Celadon Systems Inc. Outline Introduction GaN for power switching applications
More informationFundamental Failure Mechanisms Limiting Maximum Voltage Operation in AlGaN/GaN HEMTs. Michael D. Hodge, Ramakrishna Vetury, and Jeffrey B.
Fundamental Failure Mechanisms Limiting Maximum Voltage Operation in AlGaN/GaN HEMTs Michael D. Hodge, Ramakrishna Vetury, and Jeffrey B. Shealy Purpose Propose a method of determining Safe Operating Area
More informationGallium nitride (GaN)
80 Technology focus: GaN power electronics Vertical, CMOS and dual-gate approaches to gallium nitride power electronics US research company HRL Laboratories has published a number of papers concerning
More informationGaN Power Switch & ALL-Switch TM Platform. Application Notes AN01V650
GaN Power Switch & ALL-Switch TM Platform Application Notes AN01V650 Table of Contents 1. Introduction 3 2. VisIC GaN Switch Features 4 2.1 Safe Normally OFF circuit : 5 2.2 D-Mode GaN Transistor: 8 3.
More informationGaN based Power Devices. Michael A. Briere. RPI CFES Conference
GaN based Power Devices Michael A. Briere ACOO Enterprises LLC Under contract to International Rectifier RPI CFES Conference January 25, 2013 1 Motivation : Potential Energy Savings Worldwide M.A. Briere
More informationGaN power electronics
GaN power electronics The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published Publisher Lu, Bin, Daniel Piedra, and
More informationInternational Workshop on Nitride Semiconductors (IWN 2016)
International Workshop on Nitride Semiconductors (IWN 2016) Sheng Jiang The University of Sheffield Introduction The 2016 International Workshop on Nitride Semiconductors (IWN 2016) conference is held
More informationLSI ON GLASS SUBSTRATES
LSI ON GLASS SUBSTRATES OUTLINE Introduction: Why System on Glass? MOSFET Technology Low-Temperature Poly-Si TFT Technology System-on-Glass Technology Issues Conclusion System on Glass CPU SRAM DRAM EEPROM
More informationVariation-Aware Design for Nanometer Generation LSI
HIRATA Morihisa, SHIMIZU Takashi, YAMADA Kenta Abstract Advancement in the microfabrication of semiconductor chips has made the variations and layout-dependent fluctuations of transistor characteristics
More informationIntegrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI
1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward
More informationUnlocking the Power of GaN PSMA Semiconductor Committee Industry Session
Unlocking the Power of GaN PSMA Semiconductor Committee Industry Session March 24 th 2016 Dan Kinzer, COO/CTO dan.kinzer@navitassemi.com 1 Mobility (cm 2 /Vs) EBR Field (MV/cm) GaN vs. Si WBG GaN material
More informationHigh Frequency GaN-Based Power Conversion Stages
PwSoC Cork 2008 High Frequency GaN-Based Power Conversion Stages Dr. Michael A. Briere ACOO Enterprises LLC 1 Anatomy of a power device driven revolution in power electronics Enabling Rapid Commercialization
More informationHigh Voltage Normally-off GaN MOSC- HEMTs on Silicon Substrates for Power Switching Applications
High Voltage Normally-off GaN MOSC- HEMTs on Silicon Substrates for Power Switching Applications Zhongda Li, John Waldron, Shinya Takashima, Rohan Dayal, Leila Parsa, Mona Hella, and T. Paul Chow Department
More informationLecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI
Lecture: Integration of silicon photonics with electronics Prepared by Jean-Marc FEDELI CEA-LETI Context The goal is to give optical functionalities to electronics integrated circuit (EIC) The objectives
More informationMonolithic integration of GaN power transistors integrated with gate drivers
October 3-5, 2016 International Workshop on Power Supply On Chip (PwrSoC 2016) Monolithic integration of GaN power transistors integrated with gate drivers October 4, 2016 Tatsuo Morita Automotive & Industrial
More informationThe Quest for High Power Density
The Quest for High Power Density Welcome to the GaN Era Power Conversion Technology Drivers Key design objectives across all applications: High power density High efficiency High reliability Low cost 2
More informationGaN MMIC PAs for MMW Applicaitons
GaN MMIC PAs for MMW Applicaitons Miroslav Micovic HRL Laboratories LLC, 311 Malibu Canyon Road, Malibu, CA 9265, U. S. A. mmicovic@hrl.com Motivation for High Frequency Power sources 6 GHz 11 GHz Frequency
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationPushing Ultra-Low-Power Digital Circuits
Pushing Ultra-Low-Power Digital Circuits into the Nanometer Era David Bol Microelectronics Laboratory Ph.D public defense December 16, 2008 Pushing Ultra-Low-Power Digital Circuits into the Nanometer Era
More informationSemiconductor Process Reliability SVTW 2012 Esko Mikkola, Ph.D. & Andrew Levy
Semiconductor Process Reliability SVTW 2012 Esko Mikkola, Ph.D. & Andrew Levy 1 IC Failure Modes Affecting Reliability Via/metallization failure mechanisms Electro migration Stress migration Transistor
More information500V Three Phase Inverter ICs Based on a New Dielectric Isolation Technique
Proceedings of 1992 International Symposium on Power Semiconductor Devices & ICs, Tokyo, pp. 328-332 13.3 500V Three Phase Inverter ICs Based on a New Dielectric Isolation Technique A.Nakagawa, Y.Yamaguchi,
More informationEnd-of-line Standard Substrates For the Characterization of organic
FRAUNHOFER INSTITUTe FoR Photonic Microsystems IPMS End-of-line Standard Substrates For the Characterization of organic semiconductor Materials Over the last few years, organic electronics have become
More informationProgress Energy Distinguished University Professor Jay Baliga. April 11, Acknowledgements
Progress Energy Distinguished University Professor Jay Baliga April 11, 2019 Acknowledgements 1 Outline SiC Power MOSFET Breakthroughs achieved at NCSU PRESiCE: SiC Power Device Manufacturing Technology
More informationIII-Nitride microwave switches Grigory Simin
Microwave Microelectronics Laboratory Department of Electrical Engineering, USC Research Focus: - Wide Bandgap Microwave Power Devices and Integrated Circuits - Physics, Simulation, Design and Characterization
More informationGaN: Applications: Optoelectronics
GaN: Applications: Optoelectronics GaN: Applications: Optoelectronics - The GaN LED industry is >10 billion $ today. - Other optoelectronic applications of GaN include blue lasers and UV emitters and detectors.
More informationRugged 1.2 KV SiC MOSFETs Fabricated in High-Volume 150mm CMOS Fab
Rugged 1.2 KV SiC MOSFETs Fabricated in High-Volume 150mm CMOS Fab Agenda Motivation for SiC Devices SiC MOSFET Market Status High-Volume 150mm Process Performance / Ruggedness Validation Static characteristics
More informationLecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 33-1 Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007 Contents: 1. MOSFET scaling
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 11/01/2007 MOSFETs Lecture 5 Announcements HW7 set is due now HW8 is assigned, but will not be collected/graded. MOSFET Technology Scaling Technology
More informationMobile Electrostatic Carrier (MEC) evaluation for a GaAs wafer backside manufacturing process
Mobile Electrostatic Carrier (MEC) evaluation for a GaAs wafer backside manufacturing process H.Stieglauer 1, J.Nösser 1, A.Miller 1, M.Lanz 1, D.Öttlin 1, G.Jonsson 1, D.Behammer 1, C.Landesberger 2,
More informationHigh-Voltage (600 V) GaN Power Devices: Status and Benefits Power Electronics Conference 2017 Munich Airport Hilton, December 05, 2017
High-Voltage (600 V) GaN Power Devices: Status and Benefits Power Electronics Conference 2017 Munich Airport Hilton, December 05, 2017 Th. Detzel, O. Häberlen, A. Bricconi, A. Charles, G. Deboy, T. McDonald
More informationLecture #29. Moore s Law
Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday
More informationTests of monolithic CMOS SOI pixel detector prototype INTPIX3 MOHAMMED IMRAN AHMED. Supervisors Dr. Henryk Palka (IFJ-PAN) Dr. Marek Idzik(AGH-UST)
Internal Note IFJ PAN Krakow (SOIPIX) Tests of monolithic CMOS SOI pixel detector prototype INTPIX3 by MOHAMMED IMRAN AHMED Supervisors Dr. Henryk Palka (IFJ-PAN) Dr. Marek Idzik(AGH-UST) Test and Measurement
More informationSemiconductor Devices
Semiconductor Devices - 2014 Lecture Course Part of SS Module PY4P03 Dr. P. Stamenov School of Physics and CRANN, Trinity College, Dublin 2, Ireland Hilary Term, TCD 3 th of Feb 14 MOSFET Unmodified Channel
More informationGaN Power ICs: Integration Drives Performance
GaN Power ICs: Integration Drives Performance Stephen Oliver, VP Sales & Marketing stephen.oliver@navitassemi.com Bodo s Power Conference, Munich December 5 th, 2017 Navitas Semiconductor Inc. World s
More informationMonolithic Pixel Detector in a 0.15µm SOI Technology
Monolithic Pixel Detector in a 0.15µm SOI Technology 2006 IEEE Nuclear Science Symposium, San Diego, California, Nov. 1, 2006 Yasuo Arai (KEK) KEK Detector Technology Project : [SOIPIX Group] Y. Arai Y.
More information420 Intro to VLSI Design
Dept of Electrical and Computer Engineering 420 Intro to VLSI Design Lecture 0: Course Introduction and Overview Valencia M. Joyner Spring 2005 Getting Started Syllabus About the Instructor Labs, Problem
More informationA new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications
A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications Radhakrishnan Sithanandam and M. Jagadesh Kumar, Senior Member, IEEE Department of Electrical Engineering Indian Institute
More informationChapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics
Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1 Topics What is semiconductor Basic semiconductor devices Basics of IC processing CMOS technologies 2006/9/27 2 1 What is Semiconductor
More informationEE 434 ASIC and Digital Systems. Prof. Dae Hyun Kim School of Electrical Engineering and Computer Science Washington State University.
EE 434 ASIC and Digital Systems Prof. Dae Hyun Kim School of Electrical Engineering and Computer Science Washington State University Preliminaries VLSI Design System Specification Functional Design RTL
More informationImproving Totem-Pole PFC and On Board Charger performance with next generation components
Improving Totem-Pole PFC and On Board Charger performance with next generation components Anup Bhalla 1) 1) United Silicon Carbide, Inc., 7 Deer Park Drive, Monmouth Jn., NJ USA E-mail: abhalla@unitedsic.com
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing 1 Objectives Identify at least two semiconductor materials from the periodic table of elements List n-type and p-type dopants Describe a diode and
More informationUSCi MOSFET progress (ARL HVPT program)
USCi MOSFET progress (ARL HVPT program) L. Fursin, X. Huang, W. Simon, M. Fox, J. Hostetler, X. Li, A. Bhalla Aug 18, 2016 Contents USCi product line 1200V MOSFET progress 10kV IGBT and MPS progress 2
More informationStacked-FET linear SOI CMOS SPDT antenna switch with input P1dB greater than
LETTER IEICE Electronics Express, Vol.9, No.24, 1813 1822 Stacked-FET linear SOI CMOS SPDT antenna switch with input P1dB greater than 40 dbm Donggu Im 1a) and Kwyro Lee 1,2 1 Department of EE, Korea Advanced
More informationJack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Jack Keil Wolf Lecture Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationA new Vertical JFET Technology for Harsh Radiation Applications
A New Vertical JFET Technology for Harsh Radiation Applications ISPS 2016 1 A new Vertical JFET Technology for Harsh Radiation Applications A Rad-Hard switch for the ATLAS Inner Tracker P. Fernández-Martínez,
More informationPower FINFET, a Novel Superjunction Power MOSFET
Power FINFET, a Novel Superjunction Power MOSFET Wai Tung Ng Smart Power Integration & Semiconductor Devices Research Group Department of Electrical and Computer Engineering Toronto, Ontario Canada, M5S
More informationINTEGRATED CIRCUIT ENGINEERING
INTEGRATED CIRCUIT ENGINEERING Basic Technology By the Stoff of Integraied Circuit Engineering Corporation, Phoenix, Arizona GLEN R. MADLAND ROBERT L. PRITCHARD HOWARD K. DICKEN FRANK H. BOWER ROBERT D.
More informationDevice Technologies. Yau - 1
Device Technologies Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Identify differences between analog and digital devices and passive and active components. Explain
More informationGaN Transistors for Efficient Power Conversion
GaN Transistors for Efficient Power Conversion Agenda How GaN works Electrical Characteristics Design Basics Design Examples Summary 2 2 How GaN Works 3 3 The Ideal Power Switch Block Infinite Voltage
More informationTopic 3. CMOS Fabrication Process
Topic 3 CMOS Fabrication Process Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Lecture 3-1 Layout of a Inverter
More informationPower. GaN. Rdyn in hard and soft-switching applications. P. Gassot, P. Moens, M. Tack, Corporate R&D Bodo Power Conference Munich, Dec.
Power GaN Rdyn in hard and soft-switching applications P. Gassot, P. Moens, M. Tack, Corporate R&D Bodo Power Conference Munich, Dec. 2017 Acknowledgements The authors wish to acknowledge and thank the
More informationFinFET Devices and Technologies
FinFET Devices and Technologies Jack C. Lee The University of Texas at Austin NCCAVS PAG Seminar 9/25/14 Material Opportunities for Semiconductors 1 Why FinFETs? Planar MOSFETs cannot scale beyond 22nm
More informationDTMOS IV Efficiency Advantages of Superjunction Transistors. By Michael Piela, Toshiba Electronics Europe
DTMOS IV Efficiency Advantages of Superjunction Transistors By Michael Piela, Toshiba Electronics Europe Summary Superjunction MOSFETs are able to deliver a combination of high conduction and switching
More informationInnovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow
Project Overview Innovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow Mar-2017 Presentation outline Project key facts Motivation Project objectives Project
More information3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)
3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez
More informationHow material engineering contributes to delivering innovation in the hyper connected world
How material engineering contributes to delivering innovation in the hyper connected world Paul BOUDRE, Soitec CEO Leti Innovation Days - July 2018 Grenoble, France We live in a world of data In perpetual
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2019 Khanna Jack Keil Wolf Lecture http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationGaN is Crushing Silicon. EPC - The Leader in GaN Technology IEEE PELS
GaN is Crushing Silicon EPC - The Leader in GaN Technology IEEE PELS 2014 www.epc-co.com 1 Agenda How egan FETs work Hard Switched DC-DC converters High Efficiency point-of-load converter Envelope Tracking
More information3D SOI elements for System-on-Chip applications
Advanced Materials Research Online: 2011-07-04 ISSN: 1662-8985, Vol. 276, pp 137-144 doi:10.4028/www.scientific.net/amr.276.137 2011 Trans Tech Publications, Switzerland 3D SOI elements for System-on-Chip
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationXI μm Process Family: The XI10 series is X-Fab's 1.0-micron Modular Silicon-On-Insulator Technology DESCRIPTION
1.0 μm Process Family: XI10 The XI10 series is X-Fab's 1.0-micron Modular Silicon-On-Insulator Technology DESCRIPTION The XI10 series is X-FAB s 1.0 micron Modular Non-fully Depleted SOI CMOS Technology.
More informationLECTURE 7. OPERATIONAL AMPLIFIERS (PART 2)
CIRCUITS by Ulaby & Maharbiz All rights reserved. Do not reproduce or distribute. LECTURE 7. OPERATIONAL AMPLIFIERS (PART 2) 07/16/2013 ECE225 CIRCUIT ANALYSIS All rights reserved. Do not copy or distribute.
More informationSimple Power IC for the Switched Current Power Converter: Its Fabrication and Other Applications March 3, 2006 Edward Herbert Canton, CT 06019
Simple Power IC for the Switched Current Power Converter: Its Fabrication and Other Applications March 3, 2006 Edward Herbert Canton, CT 06019 Introduction: A simple power integrated circuit (power IC)
More informationMOSFET & IC Basics - GATE Problems (Part - I)
MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]
More informationNormally-Off Operation of AlGaN/GaN Heterojunction Field-Effect Transistor with Clamping Diode
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.2, APRIL, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.2.221 ISSN(Online) 2233-4866 Normally-Off Operation of AlGaN/GaN
More informationEMT 251 Introduction to IC Design
EMT 251 Introduction to IC Design (Pengantar Rekabentuk Litar Terkamir) Semester II 2011/2012 Introduction to IC design and Transistor Fundamental Some Keywords! Very-large-scale-integration (VLSI) is
More information2. TECHNICAL CONTENT
2. TECHNICAL CONTENT 2.1 Abstract: We propose to design and build novel 50W Silicon Carbide single chip power converters, while at the same time demonstrating the capability to design and fabricate SiC
More informationPower Semiconductor Devices - Silicon vs. New Materials. Si Power Devices The Dominant Solution Today
Power Semiconductor Devices - Silicon vs. New Materials Jim Plummer Stanford University IEEE Compel Conference July 10, 2017 Market Opportunities for Power Devices Materials Advantages of SiC and GaN vs.
More informationSilicon carbide Semiconductor Products
Power Matters. Silicon carbide Semiconductor Products Low Switching Losses High Power Density High Thermal Conductivity Reduced Heat Sink Requirements High Temperature Operation Reduced Circuit Size and
More informationPE29102 Document Category: Product Specification
Document Category: Product Specification UltraCMOS, 40 MHz Features High- and Low-side FET drivers Dead-time control Fast propagation delay, 9 ns Tri-state enable mode Sub-nanosecond rise and fall time
More informationCMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs
CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs 1 CMOS Digital Integrated Circuits 3 rd Edition Categories of Materials Materials can be categorized into three main groups regarding their
More informationPower Matters Microsemi SiC Products
Microsemi SiC Products James Kerr Director of Marketing Power Discrete Products Microsemi Power Products MOSFETs (100V-1200V) Highest Performance SiC MOSFETs 1200V MOSFETs FREDFETs (MOSFET with fast body
More informationMonolithic Pixel Sensors in SOI technology R&D activities at LBNL
Monolithic Pixel Sensors in SOI technology R&D activities at LBNL Lawrence Berkeley National Laboratory M. Battaglia, L. Glesener (UC Berkeley & LBNL), D. Bisello, P. Giubilato (LBNL & INFN Padova), P.
More informationSiGe HBT Technology Development in the DOTSEVEN Project
SiGe HBT Technology Development in the DOTSEVEN Project Alexander Fox 1, Bernd Heinemann 1, Josef Böck 2, Klaus Aufinger 2 1 IHP, 2 Infineon Technologies AG Open Bipolar Workshop 3 October 2013, Bordeaux
More informationFinFET vs. FD-SOI Key Advantages & Disadvantages
FinFET vs. FD-SOI Key Advantages & Disadvantages Amiad Conley Technical Marketing Manager Process Diagnostics & Control, Applied Materials ChipEx-2014, Apr 2014 1 Moore s Law The number of transistors
More informationThe Next Generation of Power Conversion Systems Enabled by SiC Power Devices
Innovations Embedded The Next Generation of Power Conversion Systems Enabled by SiC Power Devices White Paper The world has benefitted from technology innovations and continued advancements that have contributed
More informationThe Design and Realization of Basic nmos Digital Devices
Proceedings of The National Conference On Undergraduate Research (NCUR) 2004 Indiana University Purdue University Indianapolis, Indiana April 15-17, 2004 The Design and Realization of Basic nmos Digital
More informationInnovative Technologies for RF & Power Applications
Innovative Technologies for RF & Power Applications > Munich > Nov 14, 2017 1 Key Technologies Key Technologies Veeco Market Focus Advanced Packaging, MEMS & RF Lighting, Display & Power Electronics Lithography
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationFin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018
Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law
More informationGlass: Enabling Next-Generation, Higher Performance Solutions. Peter L. Bocko, Ph.D CTO Glass Technologies 5 September 2012
Glass: Enabling Next-Generation, Higher Performance Solutions Peter L. Bocko, Ph.D CTO Glass Technologies 5 September 2012 Forward Looking And Cautionary Statements Certain statements in this presentation
More informationSemiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore
Semiconductor Memory: DRAM and SRAM Outline Introduction Random Access Memory (RAM) DRAM SRAM Non-volatile memory UV EPROM EEPROM Flash memory SONOS memory QD memory Introduction Slow memories Magnetic
More informationPlan Optik AG. Plan Optik AG PRODUCT CATALOGUE
Plan Optik AG Plan Optik AG PRODUCT CATALOGUE 2 In order to service the high demand of wafers more quickly, Plan Optik provides off the shelf products in sizes from 2 up to 300mm diameter. Therefore Plan
More informationA HIGH EFFICIENCY, MIXED-TECHNOLOGY MOTOR DRIVER
A HIGH EFFICIENCY, MIXED-TECHNOLOGY MOTOR DRIVER By C. CINI A new mixed technology called Multipower-BCD allows the integration of bipolar linear circuits, CMOS logic and DMOS power transistors on the
More informationNewer process technology (since 1999) includes :
Newer process technology (since 1999) includes : copper metalization hi-k dielectrics for gate insulators si on insulator strained silicon lo-k dielectrics for interconnects Immersion lithography for masks
More informationEE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng
EE4800 CMOS Digital IC Design & Analysis Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 730 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee4800fall2010.html
More informationSilicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen
Silicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen What is Silicon on Insulator (SOI)? SOI silicon on insulator, refers to placing a thin layer of silicon on top of an insulator such as SiO2. The devices
More informationChapter 15 Summary and Future Trends
Chapter 15 Summary and Future Trends Hong Xiao, Ph. D. hxiao89@hotmail.com www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 The 1960s First IC product Bipolar
More informationGaN Electrochemical Probes and MEMS on Silicon. Ulrich Heinle, Peter Benkart, Ingo Daumiller, Mike Kunze, Ertugrul Sönmez
GaN Electrochemical Probes and MEMS on Silicon Ulrich Heinle, Peter Benkart, Ingo Daumiller, Mike Kunze, Ertugrul Sönmez Outline Introduction Electrochemical sensors GaN-on-Silicon MEMS High temperature
More informationOn-Wafer Integration of Nitrides and Si Devices: Bringing the Power of Polarization to Si
On-Wafer Integration of Nitrides and Si Devices: Bringing the Power of Polarization to Si The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.
More informationTECHNO INDIA BATANAGAR (DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING) QUESTION BANK- 2018
TECHNO INDIA BATANAGAR (DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING) QUESTION BANK- 2018 Paper Setter Detail Name Designation Mobile No. E-mail ID Raina Modak Assistant Professor 6290025725 raina.modak@tib.edu.in
More information450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D
450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D Doug Anberg VP, Technical Marketing Ultratech SOKUDO Lithography Breakfast Forum July 10, 2013 Agenda Next Generation Technology
More informationLecture 020 ECE4430 Review II (1/5/04) Page 020-1
Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught
More informationRecent ETHZ-YEBES Developments in Low-Noise phemts for Cryogenic Amplifiers
Receivers & Array Workshop 2010 September 20th, 2010 Recent ETHZ-YEBES Developments in Low-Noise phemts for Cryogenic Amplifiers Andreas R. Alt, Colombo R. Bolognesi Millimeter-Wave Electronics Group (MWE)
More informationLecture 020 ECE4430 Review II (1/5/04) Page 020-1
Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught
More informationCMOS 65nm Process Monitor
CMOS 65nm Process Monitor Advisors: Dr. Hugh Grinolds Mr. Brian Misek Allen Chen Ryan Hoppal Phillip Misek What is Process Variation? The process parameters can vary from: Lot-to-Lot (interprocess variation)
More informationLow On-Resistance Trench Lateral Power MOS Technology
Low On-Resistance Trench Lateral Power MO Technology Akio ugi Mutsumi awada Naoto Fujishima 1. Introduction Market demands for smaller sized, lighter weight, lower power consuming and higher efficiency
More information