DESIGN AND IMPLEMENTATION OF 128-BIT MAC UNIT USING ANALOG CADENCE TOOLS

Size: px
Start display at page:

Download "DESIGN AND IMPLEMENTATION OF 128-BIT MAC UNIT USING ANALOG CADENCE TOOLS"

Transcription

1 DESIGN AND IMPLEMENTATION OF 128-BIT MAC UNIT USING ANALOG CADENCE TOOLS Mohammad Anwar Khan 1, Mrs. T. Subha Sri Lakshmi 2 M. Tech (VLSI-SD) Student, ECE Dept., CVR College of Engineering, Hyderabad, Telangana, India 1 Assistant Professor, ECE Dept., CVR College of Engineering, Hyderabad, Telangana, India 2 Abstract: Nowadays, the importance of low-power devices is increasing day by day because of changing trends, packaging style, cooling cost, portable system, and reliability. The low power VLSI design play s a vital role in every design. As it is becoming more important for designing of high performance and portable devices. In this paper, a low power, high speed and less area consuming 128-Bit Multiplier Accumulator (MAC) Unit are designed. MAC Unit is the basic building block in digital signal processing systems. To improve the performance and power consumption of MAC Unit, Vedic Multiplier and Kogge Stone Adder is used as they consume very less power & area and having high performance. The Vedic multiplier block is designed using Urdhva Tiryagbhya Sutra of Vedic Mathematics, which is considering as one of the easiest ways for multiplication. To compare the performance and power consumption of MAC unit, the multiplier and adder block is replaced with different multipliers and adders. The Schematic, Symbols & Test Benches of MAC Unit are designed and simulated using 45nm Technology libraries in Analog Cadence Virtuoso Tool and Layout is designed using Cadence ASSURA tool. Keywords: Baugh Wooley Multiplier, Carry Skip Adder, Kogge Stone Adder, Multiplier Accumulator Unit, Ripple Carry Adder, Vedic Multiplier, Wallace Tree Multiplier. I. INTRODUCTION In today s life demand for portable low-power devices is increased. Low power is the major consideration while designing the integrated circuit for applications like signal processing or digital signal processing system. The main function of Multiplier Accumulator (MAC) Unit is Multiplication and Addition. It is considered as the basic module in the processing unit. The MAC unit consists of Multiplier, Adder, and 1

2 Accumulator. This is to be of high speed and should consume less power [1]. The performance of the MAC unit can be increased by optimizing the basic building blocks that are used in the design of MAC unit. My proposed work mainly focuses on the high speed, low power consumption, and area of the MAC Unit. The project mainly focuses more on the use of Vedic Multiplier and Kogge Stone Adder due to its high speed, low area, and low power consumption. This paper is further divided into following sections. Section II describes the Multiplier, Section III describes the Adder architecture, Section IV describes the MAC Unit, and Section V describes the Result and simulation part and conclusion. II. MULTIPLIER ARCHITECTURE Multiplier plays an important role in our today s life, it is mostly used in digital signal processing and in various other applications with the use of advanced technology. The researcher was trying to implement and design such a multiplier which met at least one of the design targets such as high speed, low power consumption, regularity of layout and less area or even combination of them in one multiplier. The basic multiplier just uses add and Shift algorithm. In parallel multiplication the number of the partial product is added to get the result, it is the basic approach which states the performance of the multiplier. The multiplication algorithm for N bit multiplicand by N bit multiplier is shown below: Y = Yn-1 Yn-2.Y2 Y1 Y0 Multiplicand X = Xn-1 Xn-2.X2 X1 X0 Multiplier Generally Y = Yn-1 Yn-2 Y2 Y1 Y0 X = Xn-1 Xn-2 X2 X1 X0 =========================================================== Yn-1X0 Yn-2X0 Yn-3X0..Y1X0 Y0X0 Yn-1X1 Yn-2X1 Yn-3X1.Y1X1 Y0X1 Yn-1X2 Yn-2X2 Yn-3X2 Y1X2 Y0X Yn-1Xn-2 Yn-2X0 n-2 Yn-3Xn-2 Y1Xn-2 Y0Xn-2 Yn-1Xn-1 Yn-2X0n-1 Yn-3Xn-1 Y1Xn-1 Y0Xn-1. P2n-1 P2n-2 P2n-3 P2 P1 P0 Figure 1: Vedic Mathematics Multiplication Algorithm A. Vedic Multiplier At the time of its inception, Vedic mathematics was written in Vedas in Sanskrit. This ancient system of Vedic mathematics was rediscovered by Sri Bharti Krishna Tirthaji ( ), who translated the Sanskrit version from the Vedas and found 16 Sutras [4, 5, 6 ]. This multiplier uses Urdhva Tiryagbhya Sutra, which helps us to do almost all the numeric computations in easy and fast manner. Urdhva Tiryakbhyam means vertical and crosswise. This is used in all type of multiplication. 2

3 Figure 2: Vedic Multiplier 2X2 using Urdhva Tiryakbhyam Sutra The design of 2x2 block is shown in figure 2. It is the basic block of the Vedic multiplier and this 2x2 block will be used in 4x4 VM block while designing it. As in binary multiplication AND operation it performance each of two bits in a 2- input AND gate [4]. AND operation is performed on the bits first vertically which gives LSB then again AND operation is performed in the crosswise bits and the result is added using Half Adder. The carry output of the half adder is also added with the MSB of AND gate to get the final output. B. Wallace Tree Multiplier The Wallace tree multiplier is a most efficient multiplier which is implemented to perform multiplication between two integers. The Wallace tree multiplier is a digital circuit which works in three steps. Firstly, the two integers of the different bit are multiplied with each other. Each integer bit is multiplied with the other bits of multipliers and the partial product is obtained. Now in the second step, all the partial product is reduced with the help of half and full adder. A pair of 3 bit or 3 partial products is taken and given as input to the full adder which replaces the old value by the new values. If the partial product is of two-bit then these two bits are given to half adder. The obtained partial products are in two layers, make the group of each layer vertically and add them with an adder to get the final output. If there is only one partial product is left then connect that number to the next layer and by these way, the output is obtained. The inputs are fed to the AND gate which gives 2n products and forms tree-like structure. Then their inputs are further fed to the half adder and full adder to reduce the partial product. This process keeps on running until the partial product is completely reduced to one and then from the output is taken from each half adder and full adder. The benefit of using the Wallace tree multiplier is that it reduces the number of layers in a multiplication and the propagation delay. Whereas it increases the multiplication speed and performance. Figure 3: The 4x4 bit Wallace Tree Multiplier 3

4 Wallace tree multiplier can be designed till 32 bits, beyond that complexity of the circuit increases. Increasing the bit size which will increase the chip area, speed and power Consumption of the multiplier. C. Baugh Wooley Multiplier During the design of multipliers, the main problem faced is the size as basically the design of multiplier is in the complex shape and size which consumes more chip area and it is difficult for the designer to wire the internal connection as the internal circuitry connection complexity is more it takes more time to perform any mathematical or logical operation. To overcome this problem the design of Baugh Wooley multiplier is in the linear form and it is designed using AND gate, half adder and full adder. Which decreases the complexity of the circuits and increases the output results. This algorithm is used for both signed and unsigned binary multiplication. According to this algorithm all the input A and B should be AND together and terms are created first and then this AND terms are sent to the array of adders which are the half adder and full adder with their carryout connected to the next most significant bit of other adders at each level of additions. Baugh Wooley multiplier can also be used for multiplication of negative operands. Figure 4: Baugh Wooley Multiplier 4x4 Bit. The partial products are adjusted in such a way that the negative sign moves to the last step, which in turn maximizes the regularity of the multiplication array. III. ADDER ARCHITECTURE Adders are the basic building blocks of the complex arithmetic circuits. They are widely used in central processing unit (CPU), Arithmetic logic unit (ALU), and floating point units, for address generation in case of cache or memory access in digital signal processing. Adders with fast addition operation and low power along with [10] less area consumption is still a challenging issue. A. Kogge Stone Adder The parallel prefix adder is faster than ripple carry adder. For binary addition, parallel prefix adder is considered most efficient. [10] Their regular structure and fast performance make them particularly attractive for VLSI implementation. Kogge Stone Adder is a parallel prefix adder. It is considered as fastest and widely used in industrial purpose for highperformance arithmetic units. 4

5 Figure 5: Kogge Stone Adder for 4- Bit. Kogge Stone Adder employs 3 stage structure of the Carry Look Ahead Adder. In KSA, carry is computed fastly by computing the carries in parallel. It is often desirable to use an adder with good timing area and efficiency trade-off. This carry computation method leads to speed up the overall operation significantly and to reduce the area and increase the speed. a. Pre-Processing In this step computation of generating and propagate signals by corresponding to each pair of bits in A and B., These signals are given by the logic equation below. Pi = Ai xor Bi Gi = Ai and Bi b. Carry look Ahead Network In this step computation of carries corresponds to each bit. It uses the group propagation and generates signals as intermediate signals. The logical equation to explain about above situation is given below Pi:j = Pi:k+1 and Pk:j Gi:j = Gi:k+1 or (Pi:k+1 and Gk:j) c. Post Processing In this step, it involves the computation of sum bits. The logic equation is given below: Si = Pi xor Ci-1 B. Ripple Carry Adder The ripple carry adder is composed of a chain of the full adder with length n, where n is the length of the input operands. Implementation of RCA consists of a full adder. It is very useful for an addition that has multiple bits in each of its operands. It takes three inputs and creates two outputs a Sum and a Carryout. Sum = A xor B xor C Carry_out = AB + BC + CA Figure 6: 4-Bit Ripple Carry Adder. 5

6 In this paper, 128-bit ripple carry adder is used to design the 128 x 128-bit Vedic Multiplier and MAC unit. C. Carry Skip Adder Carry skip adder is the alternate form of carry look ahead adder schemes. Carry skip adder is first proposed by Kilbum Et Al to accelerate the carry propagation [7, 12]. It improves the performance by adding additional group carry bypass paths to its ripple path and carries can bypass the ripple path when the group propagates signally is high. Figure 7 shows the basic structure of N- Bit carry skip adder with K- bits per group. Figure 7: Basic Structure of Carry Skip Adder This scheme is the faster than ripple carry adder with a small overhead in adding bypass circuitries to accelerate the carry propagation delay. However, the delay is linearly dependent on the number of bits N. IV. MAC UNIT MAC unit consists of multiplier, adder, and accumulator. It is the basic and most frequently used component in DSP system to perform convolution, accelerate the FFT or FIR systems [5, 6]. To get high-speed MAC unit high-speed multiplier and adder circuits are required. Figure 8 shows the architecture of MAC unit. The inputs for MAC are fetched from the memory blocks, which will perform the multiplication and give the result to an adder which will accumulate the result and then will store the result into a memory location. This whole operation has to be achieved in one clock cycle. Figure 8: Block Diagram for Multiplier Accumulator Unit. The proposed design of MAC unit consists of one 128 x 128-bit Vedic Multiplier which will perform the multiplication operation and the output of 256 bit will be given as input to 6

7 the Kogge Stone Adder [9], which is of 256 Bit. Which will perform the addition and the result of the adder will be fed into the accumulator[10] which consists of Adder and memory unit where the output of memory unit is feedback to the adder circuit. Finally, the output is taken from the memory unit. This entire process should take only one clock cycle to get completed. Due to feedback, the current output with the next output is obtained. To compare the power and area consumption, the 32 - bit MAC Unit is designed by changing the multiplier and adder circuits by Baugh Wooley Multiplier[7], Wallace Tree Multiplier[8], Ripple carry Adder and [11]Carry skip Adder so that the most efficient and high-performance MAC Unit is obtained. V. RESULT & SIMULATION The proposed 128 bit and 32 Bit MAC Unit using Vedic Multiplier and Kogge Stone Adder has been successfully tested and synthesized in Cadence Virtuoso Tools using 45nm Technology with a supply voltage of 1.0 V. The power consumption of proposed 128 Bit and 32 Bit MAC Unit are calculated for all input conditions and the worst case power consumption is noted down. Figure 9: Vedic Multiplier 32x32 Bit Figure 10: Baugh Wooley Multiplier 32x32 Bit Figure 11: Wallace Tree Multiplier 32X32 Bit Figure 12: 32 Bit MAC Unit Using Vedic Multiplier 7

8 Figure 13: 32 Bit MAC Unit Using Wallace Tree Multiplier Figure 14: 32 Bit MAC Unit Using Baugh Wooley Multiplier. Figure 15: 128 Bit MAC Unit Using Vedic Multiplier Figure 16: Simulation Result for 32X32 Bit Vedic Multiplier Figure 17: Simulation Result For 32x32 Wallace Tree Multiplier. 8

9 Figure 18: Simulation Result for 32 Bit MAC Unit Using Vedic Multiplier Figure 19: 32 Bit MAC Unit Using Wallace Tree Multiplier Simulation Result Figure 20: Simulation for 32 Bit MAC Unit Using Baugh Wooley Multiplier Figure 21: Simulation Result of 128 Bit MAC Unit Using Vedic Multiplier The power consumption is compared with two other 32 Bit MAC unit using two different Multiplier and Adder [1, 3] the comparison is shown in Table 1. Table 1: comparisons between Three MAC Units 9

10 MAC Unit Using Vedic Multiplier MAC Unit using Baugh Wooley Multiplier MAC Unit using Wallace Tree Multiplier Area Less Medium Very Large Power Dissipation Less More More than BWM Complexity Easy Complex Very Complex Speed Fast Very Slow Faster than BWM From table 1. The power consumption, size, and complexity of proposed MAC Unit by using Vedic Multiplier is more efficient than another MAC Unit using different Multiplier and Adder. CONCLUSION The proposed design of MAC Unit using Vedic Multiplier and Kogge Stone Adder gives high efficiency and performance. In the proposed design the dynamic Power, area, complexity and Power Dissipation is less. This type of implementation of Multiplier Accumulator Unit can be extendable for a higher number of bits because of the advantage of consuming less area and power. It is used for real-time digital signal processing like audio signal processing, video/image processing, large capacity data processing system, real-time surveillance and radar communication. ACKNOWLEDGMENT It is my great pleasure to convey my gratitude to my principal Dr. Nayanathara K S and Prof. P. Viswanath, Head of the ECE Department CVRCE for arranging the necessary facilities for executing the project in college. My sincere gratitude to my guide, Mrs. T. Subha Sri Lakshmi, Assistant Professor, ECE Dept, CVRCE whose guidance and valuable suggestion have been indispensable to bring about the successful completion of my project and special thanks to the project coordinators Mrs. K. A. Jyotsna, Associate Professor, ECE Dept, CVRCE for assessing seminars, inspiration, moral support and giving me valuable suggestions in my project. 10

11 REFERENCES [01] R.K, Bathija, R. S. Meera, and S. Sarkar, Low-Power High-Speed 16x16 Bit Multiplier using Vedic Mathematics, International Journal of computer application, vol. 59-No. 6, pp , December [02] Gitika Bhatia, Karanbir Singh Bhatia, Shashank Srivastava, Pradeep Kumar, Design and Implementation of MAC Unit Based on Vedic Square and Its Application, IEEE UP Section Conference on Electrical Computer and Electronics., [03] V.K. Karthik, Y. Govardhan, Design and multiply and Accumulate unit using Vedic Multiplier Technique, in IJSCR, vol. IV, June 2013, pp [04] Jagadguru Swami Sri Bharath, Krsna Tirathji, Vedic Mathematics or Sixteen Simple Sutras from The Vedas, Motilal Banarsidass, Varana-Si (India), [05] A.P. Nicholas, K.R Williams, J. Pickles, Application of Urdhava Sutra, Spiritual Study Group, Roorkee (India), [06] Jagadguru Swami Sri Bharati Krsna Tirthji Maharaja, Vedic Mathe-matics, Motilal Banarsidas, Varanasi, India, [07] Dakupati.Ravi Sankar, Shaik Ashraf Ali "Design of Wallace Tree Multiplier by Sklansky Adder"International Journal of Engineering Research and Applications. [08] Pramodini Mohanty, Rashmi Ranjan, An Efficient Baugh Wooley Architecture for Both Signed And unsigned Multiplication, International Journal of Computer Science & Engineering Technology, Vol. 3, No. 4, April [09] Indrayani patle, Akansha Bhargav, Implementation of Baugh Wooley Multiplier Based on Soft Core processor, IOSRJEN, Vol. 3, Issue 10, Oct 2013, pp [10] B. Tapasvi, K. Bala Sinduri, Implementation of 64-Bit Kogge Stone Carry Select Adder with ZFC for Efficient Area, IEEE, [11] Ugur Cini, Olcay Kurt A MAC Unit with Double Carry-Save Scheme Suitable for 6- Input LUT Based Reconfigurable Systems, International Conference on Design & Technology of Integrated Systems, 2015 [12] Aniruddha Kanhe, Shishir Kumar Das, and Ankit Kumar Singh, Design And Implementation Of Low-Power Multiplier Using Vedic Multiplication Technique, International Journal of Computer Science and Communication (IJCSC) Vol. 3, No. 1, January-June 2012, pp [13] Prabha S., Kasliwal, B.P. Patil, and D.K Gautam, Performance Evaluation of Squaring Operation by Vedic Mathematics, IETE Journal of Research, 57(1), Jan-Feb

Design and Implementation of a delay and area efficient 32x32bit Vedic Multiplier using Brent Kung Adder

Design and Implementation of a delay and area efficient 32x32bit Vedic Multiplier using Brent Kung Adder Design and Implementation of a delay and area efficient 32x32bit Vedic Multiplier using Brent Kung Adder #1 Ayushi Sharma, #2 Er. Ajit Singh #1 M.Tech. Student, #2 Assistant Professor and Faculty Guide,

More information

Research Journal of Pharmaceutical, Biological and Chemical Sciences

Research Journal of Pharmaceutical, Biological and Chemical Sciences Research Journal of Pharmaceutical, Biological and Chemical Sciences Optimizing Area of Vedic Multiplier using Brent-Kung Adder. V Anand, and V Vijayakumar*. Department of Electronics and Communication

More information

PIPELINED VEDIC MULTIPLIER

PIPELINED VEDIC MULTIPLIER PIPELINED VEDIC MULTIPLIER Dr.M.Ramkumar Raja 1, A.Anujaya 2, B.Bairavi 3, B.Dhanalakshmi 4, R.Dharani 5 1 Associate Professor, 2,3,4,5 Students Department of Electronics and Communication Engineering

More information

Design of A Vedic Multiplier Using Area Efficient Bec Adder

Design of A Vedic Multiplier Using Area Efficient Bec Adder Design of A Vedic Multiplier Using Area Efficient Bec Adder Pulakandla Sushma & M.VS Prasad sushmareddy0558@gmail.com1 & prasadmadduri54@gmail.com2 1 2 pg Scholar, Dept Of Ece, Siddhartha Institute Of

More information

Design and FPGA Implementation of 4x4 Vedic Multiplier using Different Architectures

Design and FPGA Implementation of 4x4 Vedic Multiplier using Different Architectures Design and FPGA Implementation of 4x4 using Different Architectures Samiksha Dhole Tirupati Yadav Sayali Shembalkar Prof. Prasheel Thakre Asst. Professor, Dept. of ECE, Abstract: The need of high speed

More information

Design, Implementation and performance analysis of 8-bit Vedic Multiplier

Design, Implementation and performance analysis of 8-bit Vedic Multiplier Design, Implementation and performance analysis of 8-bit Vedic Multiplier Sudhir Dakey 1, Avinash Nandigama 2 1 Faculty,Department of E.C.E., MVSR Engineering College 2 Student, Department of E.C.E., MVSR

More information

PERFORMANCE COMPARISION OF CONVENTIONAL MULTIPLIER WITH VEDIC MULTIPLIER USING ISE SIMULATOR

PERFORMANCE COMPARISION OF CONVENTIONAL MULTIPLIER WITH VEDIC MULTIPLIER USING ISE SIMULATOR International Journal of Engineering and Manufacturing Science. ISSN 2249-3115 Volume 8, Number 1 (2018) pp. 95-103 Research India Publications http://www.ripublication.com PERFORMANCE COMPARISION OF CONVENTIONAL

More information

2. URDHAVA TIRYAKBHYAM METHOD

2. URDHAVA TIRYAKBHYAM METHOD ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Area Efficient and High Speed Vedic Multiplier Using Different Compressors 1 RAJARAPU

More information

FPGA Implementation of Multiplication and Accumulation Unit using Vedic Multiplier and Parallel Prefix adders in SPARTAN 3E

FPGA Implementation of Multiplication and Accumulation Unit using Vedic Multiplier and Parallel Prefix adders in SPARTAN 3E FPGA Implementation of Multiplication and Accumulation Unit using Vedic Multiplier and Parallel Prefix... FPGA Implementation of Multiplication and Accumulation Unit using Vedic Multiplier and Parallel

More information

Pipelined Linear Convolution Based On Hierarchical Overlay UT Multiplier

Pipelined Linear Convolution Based On Hierarchical Overlay UT Multiplier Pipelined Linear Convolution Based On Hierarchical Overlay UT Multiplier Pranav K, Pramod P 1 PG scholar (M Tech VLSI Design and Signal Processing) L B S College of Engineering Kasargod, Kerala, India

More information

Design of Efficient 64 Bit Mac Unit Using Vedic Multiplier

Design of Efficient 64 Bit Mac Unit Using Vedic Multiplier Design of Efficient 64 Bit Mac Unit Using Vedic Multiplier 1 S. Raju & 2 J. Raja shekhar 1. M.Tech Chaitanya institute of technology and science, Warangal, T.S India 2.M.Tech Associate Professor, Chaitanya

More information

FPGA Implementation of High Speed Linear Convolution Using Vedic Mathematics

FPGA Implementation of High Speed Linear Convolution Using Vedic Mathematics FPGA Implementation of High Speed Linear Convolution Using Vedic Mathematics Magdum Sneha. S 1., Prof. S.C. Deshmukh 2 PG Student, Sanjay Ghodawat Institutes, Atigre, Kolhapur, (MS), India 1 Assistant

More information

Comparative Analysis of 16 X 16 Bit Vedic and Booth Multipliers

Comparative Analysis of 16 X 16 Bit Vedic and Booth Multipliers World Journal of Technology, Engineering and Research, Volume 3, Issue 1 (2018) 305-313 Contents available at WJTER World Journal of Technology, Engineering and Research Journal Homepage: www.wjter.com

More information

Design and Implementation of Modified High Speed Vedic Multiplier Using Modified Kogge Stone ADD ER

Design and Implementation of Modified High Speed Vedic Multiplier Using Modified Kogge Stone ADD ER Design and Implementation of Modified High Speed Vedic Multiplier Using Modified Kogge Stone ADD ER Swati Barwal, Vishal Sharma, Jatinder Singh Abstract: The multiplier speed is an essential feature as

More information

An Optimized Implementation of CSLA and CLLA for 32-bit Unsigned Multiplier Using Verilog

An Optimized Implementation of CSLA and CLLA for 32-bit Unsigned Multiplier Using Verilog An Optimized Implementation of CSLA and CLLA for 32-bit Unsigned Multiplier Using Verilog 1 P.Sanjeeva Krishna Reddy, PG Scholar in VLSI Design, 2 A.M.Guna Sekhar Assoc.Professor 1 appireddigarichaitanya@gmail.com,

More information

IMPLEMENTATION OF AREA EFFICIENT MULTIPLIER AND ADDER ARCHITECTURE IN DIGITAL FIR FILTER

IMPLEMENTATION OF AREA EFFICIENT MULTIPLIER AND ADDER ARCHITECTURE IN DIGITAL FIR FILTER ISSN: 0976-3104 Srividya. ARTICLE OPEN ACCESS IMPLEMENTATION OF AREA EFFICIENT MULTIPLIER AND ADDER ARCHITECTURE IN DIGITAL FIR FILTER Srividya Sahyadri College of Engineering & Management, ECE Dept, Mangalore,

More information

Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL

Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL 28 Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL Gaurav Sharma, MTech Student, Jagannath University, Jaipur, India Arjun Singh Chauhan, Lecturer, Department

More information

Oswal S.M 1, Prof. Miss Yogita Hon 2

Oswal S.M 1, Prof. Miss Yogita Hon 2 International Journal of Modern Trends in Engineering and Research www.ijmter.com e-issn No.:2349-9745, Date: 28-30 April, 2016 IMPLEMENTATION OF MULTIPLICATION ALGORITHM USING VEDIC MULTIPLICATION: A

More information

A Novel Approach For Designing A Low Power Parallel Prefix Adders

A Novel Approach For Designing A Low Power Parallel Prefix Adders A Novel Approach For Designing A Low Power Parallel Prefix Adders R.Chaitanyakumar M Tech student, Pragati Engineering College, Surampalem (A.P, IND). P.Sunitha Assistant Professor, Dept.of ECE Pragati

More information

Design and Implementation of Parallel Micro-programmed FIR Filter Using Efficient Multipliers on FPGA

Design and Implementation of Parallel Micro-programmed FIR Filter Using Efficient Multipliers on FPGA 2018 IJSRST Volume 4 Issue 2 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology Design and Implementation of Parallel Micro-programmed FIR Filter Using Efficient Multipliers

More information

Modelling Of Adders Using CMOS GDI For Vedic Multipliers

Modelling Of Adders Using CMOS GDI For Vedic Multipliers Modelling Of Adders Using CMOS GDI For Vedic Multipliers 1 C.Anuradha, 2 B.Govardhana, 3 Madanna, 1 PG Scholar, Dept Of VLSI System Design, Geetanjali College Of Engineering And Technology, 2 Assistant

More information

High Speed Vedic Multiplier in FIR Filter on FPGA

High Speed Vedic Multiplier in FIR Filter on FPGA IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 3, Ver. II (May-Jun. 2014), PP 48-53 e-issn: 2319 4200, p-issn No. : 2319 4197 High Speed Vedic Multiplier in FIR Filter on FPGA Mrs.

More information

OPTIMIZATION OF PERFORMANCE OF DIFFERENT VEDIC MULTIPLIER

OPTIMIZATION OF PERFORMANCE OF DIFFERENT VEDIC MULTIPLIER OPTIMIZATION OF PERFORMANCE OF DIFFERENT VEDIC MULTIPLIER 1 KRISHAN KUMAR SHARMA, 2 HIMANSHU JOSHI 1 M. Tech. Student, Jagannath University, Jaipur, India 2 Assistant Professor, Department of Electronics

More information

Modified Booth Encoding Multiplier for both Signed and Unsigned Radix Based Multi-Modulus Multiplier

Modified Booth Encoding Multiplier for both Signed and Unsigned Radix Based Multi-Modulus Multiplier Modified Booth Encoding Multiplier for both Signed and Unsigned Radix Based Multi-Modulus Multiplier M.Shiva Krushna M.Tech, VLSI Design, Holy Mary Institute of Technology And Science, Hyderabad, T.S,

More information

FPGA Implementation of an Intigrated Vedic Multiplier using Verilog

FPGA Implementation of an Intigrated Vedic Multiplier using Verilog IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 06, 2014 ISSN (online): 2321-0613 FPGA Implementation of an Intigrated Vedic using Verilog Kaveri hatti 1 Raju Yanamshetti

More information

A NOVEL IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING BRENT KUNG CARRY SELECT ADDER K. Golda Hepzibha 1 and Subha 2

A NOVEL IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING BRENT KUNG CARRY SELECT ADDER K. Golda Hepzibha 1 and Subha 2 A NOVEL IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING BRENT KUNG CARRY SELECT ADDER K. Golda Hepzibha 1 and Subha 2 ECE Department, Sri Manakula Vinayagar Engineering College, Puducherry, India E-mails:

More information

A NOVEL APPROACH OF VEDIC MATHEMATICS USING REVERSIBLE LOGIC FOR HIGH SPEED ASIC DESIGN OF COMPLEX MULTIPLIER

A NOVEL APPROACH OF VEDIC MATHEMATICS USING REVERSIBLE LOGIC FOR HIGH SPEED ASIC DESIGN OF COMPLEX MULTIPLIER A NOVEL APPROACH OF VEDIC MATHEMATICS USING REVERSIBLE LOGIC FOR HIGH SPEED ASIC DESIGN OF COMPLEX MULTIPLIER SK. MASTAN VALI 1*, N.SATYANARAYAN 2* 1. II.M.Tech, Dept of ECE, AM Reddy Memorial College

More information

JDT EFFECTIVE METHOD FOR IMPLEMENTATION OF WALLACE TREE MULTIPLIER USING FAST ADDERS

JDT EFFECTIVE METHOD FOR IMPLEMENTATION OF WALLACE TREE MULTIPLIER USING FAST ADDERS JDT-002-2013 EFFECTIVE METHOD FOR IMPLEMENTATION OF WALLACE TREE MULTIPLIER USING FAST ADDERS E. Prakash 1, R. Raju 2, Dr.R. Varatharajan 3 1 PG Student, Department of Electronics and Communication Engineeering

More information

EXPLORATION ON POWER DELAY PRODUCT OF VARIOUS VLSI MULTIPLIER ARCHITECTURES

EXPLORATION ON POWER DELAY PRODUCT OF VARIOUS VLSI MULTIPLIER ARCHITECTURES International Journal of Mechanical Engineering and Technology (IJMET) Volume 9, Issue 1, January 2018, pp. 53 59, Article ID: IJMET_09_01_006 Available online at http://www.iaeme.com/ijmet/issues.asp?jtype=ijmet&vtype=9&itype=1

More information

International Journal of Modern Engineering and Research Technology

International Journal of Modern Engineering and Research Technology Volume 1, Issue 4, October 2014 ISSN: 2348-8565 (Online) International Journal of Modern Engineering and Research Technology Website: http://www.ijmert.org Email: editor.ijmert@gmail.com Vedic Optimized

More information

Optimized high performance multiplier using Vedic mathematics

Optimized high performance multiplier using Vedic mathematics IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 5, Ver. I (Sep-Oct. 2014), PP 06-11 e-issn: 2319 4200, p-issn No. : 2319 4197 Optimized high performance multiplier using Vedic mathematics

More information

PROMINENT SPEED ARITHMETIC UNIT ARCHITECTURE FOR PROFICIENT ALU

PROMINENT SPEED ARITHMETIC UNIT ARCHITECTURE FOR PROFICIENT ALU PROMINENT SPEED ARITHMETIC UNIT ARCHITECTURE FOR PROFICIENT ALU R. Rashvenee, D. Roshini Keerthana, T. Ravi and P. Umarani Department of Electronics and Communication Engineering, Sathyabama University,

More information

Design of 64 bit High Speed Vedic Multiplier

Design of 64 bit High Speed Vedic Multiplier Design of 64 bit High Speed Vedic Multiplier 1 2 Ila Chaudhary,Deepika Kularia Assistant Professor, Department of ECE, Manav Rachna International University, Faridabad, India 1 PG Student (VLSI), Department

More information

Study, Implementation and Comparison of Different Multipliers based on Array, KCM and Vedic Mathematics Using EDA Tools

Study, Implementation and Comparison of Different Multipliers based on Array, KCM and Vedic Mathematics Using EDA Tools International Journal of Scientific and Research Publications, Volume 3, Issue 6, June 2013 1 Study, Implementation and Comparison of Different Multipliers based on Array, KCM and Vedic Mathematics Using

More information

Hardware Implementation of 16*16 bit Multiplier and Square using Vedic Mathematics

Hardware Implementation of 16*16 bit Multiplier and Square using Vedic Mathematics Hardware Implementation of 16*16 bit Multiplier and Square using Vedic Mathematics Abhijeet Kumar Dilip Kumar Siddhi Lecturer, MMEC, Ambala Design Engineer, CDAC, Mohali Student, PEC Chandigarh abhi_459@yahoo.co.in

More information

International Journal of Advance Engineering and Research Development

International Journal of Advance Engineering and Research Development Scientific Journal of Impact Factor (SJIF): 4.72 International Journal of Advance Engineering and Research Development Volume 4, Issue 4, April -2017 e-issn (O): 2348-4470 p-issn (P): 2348-6406 High Speed

More information

Structural VHDL Implementation of Wallace Multiplier

Structural VHDL Implementation of Wallace Multiplier International Journal of Scientific & Engineering Research, Volume 4, Issue 4, April-2013 1829 Structural VHDL Implementation of Wallace Multiplier Jasbir Kaur, Kavita Abstract Scheming multipliers that

More information

ISSN Vol.02, Issue.11, December-2014, Pages:

ISSN Vol.02, Issue.11, December-2014, Pages: ISSN 2322-0929 Vol.02, Issue.11, December-2014, Pages:1129-1133 www.ijvdcs.org Design and Implementation of 32-Bit Unsigned Multiplier using CLAA and CSLA DEGALA PAVAN KUMAR 1, KANDULA RAVI KUMAR 2, B.V.MAHALAKSHMI

More information

DESIGN OF A HIGH SPEED MULTIPLIER BY USING ANCIENT VEDIC MATHEMATICS APPROACH FOR DIGITAL ARITHMETIC

DESIGN OF A HIGH SPEED MULTIPLIER BY USING ANCIENT VEDIC MATHEMATICS APPROACH FOR DIGITAL ARITHMETIC DESIGN OF A HIGH SPEED MULTIPLIER BY USING ANCIENT VEDIC MATHEMATICS APPROACH FOR DIGITAL ARITHMETIC Anuj Kumar 1, Suraj Kamya 2 1,2 Department of ECE, IIMT College Of Engineering, Greater Noida, (India)

More information

International Journal Of Scientific Research And Education Volume 3 Issue 6 Pages June-2015 ISSN (e): Website:

International Journal Of Scientific Research And Education Volume 3 Issue 6 Pages June-2015 ISSN (e): Website: International Journal Of Scientific Research And Education Volume 3 Issue 6 Pages-3529-3538 June-2015 ISSN (e): 2321-7545 Website: http://ijsae.in Efficient Architecture for Radix-2 Booth Multiplication

More information

Design and Characterization of 16 Bit Multiplier Accumulator Based on Radix-2 Modified Booth Algorithm

Design and Characterization of 16 Bit Multiplier Accumulator Based on Radix-2 Modified Booth Algorithm Design and Characterization of 16 Bit Multiplier Accumulator Based on Radix-2 Modified Booth Algorithm Vijay Dhar Maurya 1, Imran Ullah Khan 2 1 M.Tech Scholar, 2 Associate Professor (J), Department of

More information

Mahendra Engineering College, Namakkal, Tamilnadu, India.

Mahendra Engineering College, Namakkal, Tamilnadu, India. Implementation of Modified Booth Algorithm for Parallel MAC Stephen 1, Ravikumar. M 2 1 PG Scholar, ME (VLSI DESIGN), 2 Assistant Professor, Department ECE Mahendra Engineering College, Namakkal, Tamilnadu,

More information

Volume 1, Issue V, June 2013

Volume 1, Issue V, June 2013 Design and Hardware Implementation Of 128-bit Vedic Multiplier Badal Sharma 1 1 Suresh Gyan Vihar University, Mahal Jagatpura, Jaipur-302019, India badal.2112@yahoo.com Abstract: In this paper multiplier

More information

DESIGN AND FPGA IMPLEMENTATION OF HIGH SPEED 128X 128 BITS VEDIC MULTIPLIER USING CARRY LOOK-AHEAD ADDER

DESIGN AND FPGA IMPLEMENTATION OF HIGH SPEED 128X 128 BITS VEDIC MULTIPLIER USING CARRY LOOK-AHEAD ADDER DESIGN AND FPGA IMPLEMENTATION OF HIGH SPEED 128X 128 BITS VEDIC MULTIPLIER USING CARRY LOOK-AHEAD ADDER Vengadapathiraj.M 1 Rajendhiran.V 2 Gururaj.M 3 Vinoth Kannan.A 4 Mohamed Nizar.S 5 Abstract:In

More information

Area Efficient Modified Vedic Multiplier

Area Efficient Modified Vedic Multiplier Area Efficient Modified Vedic Multiplier G.Challa Ram, B.Tech Student, Department of ECE, gchallaram@yahoo.com Y.Rama Lakshmanna, Associate Professor, Department of ECE, SRKR Engineering College,Bhimavaram,

More information

High-Speed and Energy-Efficient MAC design using Vedic Multiplier and Carry Skip Adder

High-Speed and Energy-Efficient MAC design using Vedic Multiplier and Carry Skip Adder High-Speed and Energy-Efficient MAC design using Vedic Multiplier and Carry Skip Adder Krutika Kashinath Soman 1, D. Praveen Kumar 2 1M.Tech Student, Dept. of Electronics and Communication Engineering,

More information

A Compact Design of 8X8 Bit Vedic Multiplier Using Reversible Logic Based Compressor

A Compact Design of 8X8 Bit Vedic Multiplier Using Reversible Logic Based Compressor A Compact Design of 8X8 Bit Vedic Multiplier Using Reversible Logic Based Compressor 1 Viswanath Gowthami, 2 B.Govardhana, 3 Madanna, 1 PG Scholar, Dept of VLSI System Design, Geethanajali college of engineering

More information

Review Paper on an Efficient Processing by Linear Convolution using Vedic Mathematics

Review Paper on an Efficient Processing by Linear Convolution using Vedic Mathematics Review Paper on an Efficient Processing by Linear Convolution using Vedic Mathematics Taruna Patil, Dr. Vineeta Saxena Nigam Electronics & Communication Dept. UIT, RGPV, Bhopal Abstract In this Technical

More information

A Survey on Design of Pipelined Single Precision Floating Point Multiplier Based On Vedic Mathematic Technique

A Survey on Design of Pipelined Single Precision Floating Point Multiplier Based On Vedic Mathematic Technique RESEARCH ARTICLE OPEN ACCESS A Survey on Design of Pipelined Single Precision Floating Point Multiplier Based On Vedic Mathematic Technique R.N.Rajurkar 1, P.R. Indurkar 2, S.R.Vaidya 3 1 Mtech III sem

More information

Analysis Parameter of Discrete Hartley Transform using Kogge-stone Adder

Analysis Parameter of Discrete Hartley Transform using Kogge-stone Adder Analysis Parameter of Discrete Hartley Transform using Kogge-stone Adder Nikhil Singh, Anshuj Jain, Ankit Pathak M. Tech Scholar, Department of Electronics and Communication, SCOPE College of Engineering,

More information

FPGA Implementation of Low Power and High Speed Vedic Multiplier using Vedic Mathematics.

FPGA Implementation of Low Power and High Speed Vedic Multiplier using Vedic Mathematics. IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 2, Issue 5 (May. Jun. 2013), PP 51-57 e-issn: 2319 4200, p-issn No. : 2319 4197 FPGA Implementation of Low Power and High Speed Vedic Multiplier

More information

VLSI IMPLEMENTATION OF ARITHMETIC OPERATION

VLSI IMPLEMENTATION OF ARITHMETIC OPERATION IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 3, Ver. II (May. -Jun. 2016), Pp 91-99 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org VLSI IMPLEMENTATION OF ARITHMETIC

More information

Design and Implementation of an Efficient Vedic Multiplier for High Performance and Low Power Applications

Design and Implementation of an Efficient Vedic Multiplier for High Performance and Low Power Applications Design and Implementation of an Efficient Vedic Multiplier for High Performance and Low Power Applications Assistant Professor Electrical Engineering Department School of science and engineering Navrachana

More information

ADVANCES in NATURAL and APPLIED SCIENCES

ADVANCES in NATURAL and APPLIED SCIENCES ADVANCES in NATURAL and APPLIED SCIENCES ISSN: 1995-0772 Published BYAENSI Publication EISSN: 1998-1090 http://www.aensiweb.com/anas 2017 Special 11(6): pages 37-42 Open Access Journal 8-bit kogge stone

More information

Design and Comparative Analysis of Conventional Adders and Parallel Prefix Adders K. Madhavi 1, Kuppam N Chandrasekar 2

Design and Comparative Analysis of Conventional Adders and Parallel Prefix Adders K. Madhavi 1, Kuppam N Chandrasekar 2 Design and Comparative Analysis of Conventional Adders and Parallel Prefix Adders K. Madhavi 1, Kuppam N Chandrasekar 2 1 M.Tech scholar, GVIC, Madhanapally, A.P, India 2 Assistant Professor, Dept. of

More information

FPGA Implementation of MAC Unit Design by Using Vedic Multiplier

FPGA Implementation of MAC Unit Design by Using Vedic Multiplier FPGA Implementation of MAC Unit Design by Using Vedic Multiplier Syed Nighat Deptt of Electronics & Communication Engg. Anjuman College Of Engg &Tech., Nagpur, India nighatsyed786@gmail.com Prof. M. Nasiruddin

More information

High Speed Vedic Multiplier Designs Using Novel Carry Select Adder

High Speed Vedic Multiplier Designs Using Novel Carry Select Adder High Speed Vedic Multiplier Designs Using Novel Carry Select Adder 1 chintakrindi Saikumar & 2 sk.sahir 1 (M.Tech) VLSI, Dept. of ECE Priyadarshini Institute of Technology & Management 2 Associate Professor,

More information

RCA - CSA Adder Based Vedic Multiplier

RCA - CSA Adder Based Vedic Multiplier RCA - CSA Adder Based Vedic Multiplier D Khalandar Basha 1 *, P Prakash 1 **, D M K Chaitanya 2 and K Aruna Manjusha 3 Department of Electronics and Communication Engineering, 1 Institute of Aeronautical

More information

DESIGN OF HIGH SPEED 32 BIT UNSIGNED MULTIPLIER USING CLAA AND CSLA

DESIGN OF HIGH SPEED 32 BIT UNSIGNED MULTIPLIER USING CLAA AND CSLA DESIGN OF HIGH SPEED 32 BIT UNSIGNED MULTIPLIER USING CLAA AND CSLA G. Lakshmanarao 1, P. Dalinaidu 2 1 PG Scholar Dept. Of ECE, SVCET, Srikakulam, AP, (India) 2 Asst.Professor Dept. Of ECE, SVCET, Srikakulam,

More information

ASIC Implementation of High Speed Area Efficient Arithmetic Unit using GDI based Vedic Multiplier

ASIC Implementation of High Speed Area Efficient Arithmetic Unit using GDI based Vedic Multiplier INTERNATIONAL JOURNAL OF APPLIED RESEARCH AND TECHNOLOGY ISSN 2519-5115 RESEARCH ARTICLE ASIC Implementation of High Speed Area Efficient Arithmetic Unit using GDI based Vedic Multiplier 1 M. Sangeetha

More information

Design and Analysis of Row Bypass Multiplier using various logic Full Adders

Design and Analysis of Row Bypass Multiplier using various logic Full Adders Design and Analysis of Row Bypass Multiplier using various logic Full Adders Dr.R.Naveen 1, S.A.Sivakumar 2, K.U.Abhinaya 3, N.Akilandeeswari 4, S.Anushya 5, M.A.Asuvanti 6 1 Associate Professor, 2 Assistant

More information

Comparative Analysis of Vedic and Array Multiplier

Comparative Analysis of Vedic and Array Multiplier Available onlinewww.ejaet.com European Journal of Advances in Engineering and Technology, 2017, 4(7): 524-531 Research Article ISSN: 2394-658X Comparative Analysis of Vedic and Array Multiplier Aniket

More information

Design of Fastest Multiplier Using Area Delay Power Efficient Carry-Select Adder

Design of Fastest Multiplier Using Area Delay Power Efficient Carry-Select Adder Journal From the SelectedWorks of Journal March, 2016 Design of Fastest Multiplier Using Area Delay Power Efficient Carry-Select Adder Mandala Sowjanya N. G. N PRASAD G.S.S Prasad This work is licensed

More information

Design of High-Speed MAC Unit Using Carry Skip Adder with AOI and OAI Techniques

Design of High-Speed MAC Unit Using Carry Skip Adder with AOI and OAI Techniques Design of High-Speed MAC Unit Using Carry Skip Adder with AOI and OAI Techniques M.Naga Tejaswi M.Tech, Dept of ECE (VLSI), BVC College of Engineering, Rajahmundry- 533294. A.P. MrsT.Vidya, M.Tech Associate

More information

REALIZATION OF VEDIC MULTIPLIER USING URDHVA - TIRYAKBHAYAM SUTRAS

REALIZATION OF VEDIC MULTIPLIER USING URDHVA - TIRYAKBHAYAM SUTRAS REALIZATION OF VEDIC MULTIPLIER USING URDHVA - TIRYAKBHAYAM SUTRAS, 1 PG Scholar, VAAGDEVI COLLEGE OF ENGINEERING, Warangal, Telangana. 2 Assistant Professor, VAAGDEVI COLLEGE OF ENGINEERING, Warangal,Telangana.

More information

Design and Implementation of an N bit Vedic Multiplier using DCT

Design and Implementation of an N bit Vedic Multiplier using DCT International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249 8958, Volume-5 Issue-2, December 2015 Design and Implementation of an N bit Vedic Multiplier using DCT Shazeeda, Monika Sharma

More information

Fpga Implementation Of High Speed Vedic Multipliers

Fpga Implementation Of High Speed Vedic Multipliers Fpga Implementation Of High Speed Vedic Multipliers S.Karthik 1, Priyanka Udayabhanu 2 Department of Electronics and Communication Engineering, Sree Narayana Gurukulam College of Engineering, Kadayiruppu,

More information

COMPARISON BETWEEN ARRAY MULTIPLIER AND VEDIC MULTIPLIER

COMPARISON BETWEEN ARRAY MULTIPLIER AND VEDIC MULTIPLIER COMPARISON BETWEEN ARRAY MULTIPLIER AND VEDIC MULTIPLIER Hemraj Sharma #1, Gaurav K. Jindal *2, Abhilasha Choudhary #3 # VLSI DESIGN, JECRC University Plot No. IS-2036 to 2039, Ramchandrapura, Sitapura

More information

Implementation and Performance Analysis of a Vedic Multiplier Using Tanner EDA Tool

Implementation and Performance Analysis of a Vedic Multiplier Using Tanner EDA Tool IJSRD - International Journal for Scientific Research & Development Vol. 1, Issue 5, 2013 ISSN (online): 2321-0613 Implementation and Performance Analysis of a Vedic Multiplier Using Tanner EDA Tool Dheeraj

More information

ISSN Vol.02, Issue.11, December-2014, Pages:

ISSN Vol.02, Issue.11, December-2014, Pages: ISSN 2322-0929 Vol.02, Issue.11, December-2014, Pages:1134-1139 www.ijvdcs.org Optimized Reversible Vedic Multipliers for High Speed Low Power Operations GOPATHOTI VINOD KUMAR 1, KANDULA RAVI KUMAR 2,

More information

Implementation and Analysis of Power, Area and Delay of Array, Urdhva, Nikhilam Vedic Multipliers

Implementation and Analysis of Power, Area and Delay of Array, Urdhva, Nikhilam Vedic Multipliers International Journal of Scientific and Research Publications, Volume 3, Issue 1, January 2013 1 Implementation and Analysis of, Area and of Array, Urdhva, Nikhilam Vedic Multipliers Ch. Harish Kumar International

More information

Design of High Speed MAC (Multiply and Accumulate) Unit Based On Urdhva Tiryakbhyam Sutra.

Design of High Speed MAC (Multiply and Accumulate) Unit Based On Urdhva Tiryakbhyam Sutra. Design of High Speed (Multiply and Accumulate) Unit Based On Urdhva Tiryakbhyam Sutra. Parth S. Patel, Khyati K. Parasania Abstract The multiplication and multiply-accumulate operations are expensive to

More information

Compressors Based High Speed 8 Bit Multipliers Using Urdhava Tiryakbhyam Method

Compressors Based High Speed 8 Bit Multipliers Using Urdhava Tiryakbhyam Method Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 127-131 Compressors Based High Speed 8 Bit Multipliers Using Urdhava Tiryakbhyam Method

More information

Design and Implementation of Wallace Tree Multiplier Using Kogge Stone Adder and Brent Kung Adder

Design and Implementation of Wallace Tree Multiplier Using Kogge Stone Adder and Brent Kung Adder International Journal of Emerging Engineering Research and Technology Volume 3, Issue 8, August 2015, PP 110-116 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Design and Implementation of Wallace Tree

More information

High Performance Vedic Multiplier Using Han- Carlson Adder

High Performance Vedic Multiplier Using Han- Carlson Adder High Performance Vedic Multiplier Using Han- Carlson Adder Gijin V George Department of Electronics & Communication Engineering Rajagiri School of Engineering & Technology Kochi, India Anoop Thomas Department

More information

FPGA Implementation of Complex Multiplier Using Urdhva Tiryakbham Sutra of Vedic Mathematics

FPGA Implementation of Complex Multiplier Using Urdhva Tiryakbham Sutra of Vedic Mathematics RESEARCH ARTICLE OPEN ACCESS FPGA Implementation of Complex Multiplier Using Urdhva Tiryakbham Sutra of Vedic Mathematics Rupa A. Tomaskar*, Gopichand D. Khandale** *(Department of Electronics Engineering,

More information

AN NOVEL VLSI ARCHITECTURE FOR URDHVA TIRYAKBHYAM VEDIC MULTIPLIER USING EFFICIENT CARRY SELECT ADDER

AN NOVEL VLSI ARCHITECTURE FOR URDHVA TIRYAKBHYAM VEDIC MULTIPLIER USING EFFICIENT CARRY SELECT ADDER AN NOVEL VLSI ARCHITECTURE FOR URDHVA TIRYAKBHYAM VEDIC MULTIPLIER USING EFFICIENT CARRY SELECT ADDER S. Srikanth 1, A. Santhosh Kumar 2, R. Lokeshwaran 3, A. Anandhan 4 1,2 Assistant Professor, Department

More information

An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors

An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors T.N.Priyatharshne Prof. L. Raja, M.E, (Ph.D) A. Vinodhini ME VLSI DESIGN Professor, ECE DEPT ME VLSI DESIGN

More information

A New High Speed Low Power Performance of 8- Bit Parallel Multiplier-Accumulator Using Modified Radix-2 Booth Encoded Algorithm

A New High Speed Low Power Performance of 8- Bit Parallel Multiplier-Accumulator Using Modified Radix-2 Booth Encoded Algorithm A New High Speed Low Power Performance of 8- Bit Parallel Multiplier-Accumulator Using Modified Radix-2 Booth Encoded Algorithm V.Sandeep Kumar Assistant Professor, Indur Institute Of Engineering & Technology,Siddipet

More information

Design & Implementation of High Speed N- Bit Reconfigurable Multiplier Using Vedic Mathematics for DSP Applications

Design & Implementation of High Speed N- Bit Reconfigurable Multiplier Using Vedic Mathematics for DSP Applications International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) International Journal of Emerging Technologies in Computational

More information

IMPLEMENTATION OF HIGH SPEED LOW POWER VEDIC MULTIPLIER USING REVERSIBLE LOGIC

IMPLEMENTATION OF HIGH SPEED LOW POWER VEDIC MULTIPLIER USING REVERSIBLE LOGIC IMPLEMENTATION OF HIGH SPEED LOW POWER VEDIC MULTIPLIER USING REVERSIBLE LOGIC Manoj Kumar.K 1, Dr Meghana Kulkarni 2 1 PG Scholar, 2 Associate Professor Dept of PG studies, VTU-Belagavi, Karnataka,(India)

More information

Analysis of Low Power, Area- Efficient and High Speed Multiplier using Fast Adder

Analysis of Low Power, Area- Efficient and High Speed Multiplier using Fast Adder Analysis of Low Power, Area- Efficient and High Speed Multiplier using Fast Adder Krishna Naik Dungavath 1, Dr V.Vijayalakshmi 2 1 Ph.D. Scholar, Dept. of ECE, Pondecherry Engineering College, Puducherry

More information

HIGH SPEED APPLICATION SPECIFIC INTEGRATED CIRCUIT (ASIC) DESIGN OF CONVOLUTION AND RELATED FUNCTIONS USING VEDIC MULTIPLIER

HIGH SPEED APPLICATION SPECIFIC INTEGRATED CIRCUIT (ASIC) DESIGN OF CONVOLUTION AND RELATED FUNCTIONS USING VEDIC MULTIPLIER HIGH SPEED APPLICATION SPECIFIC INTEGRATED CIRCUIT (ASIC) DESIGN OF CONVOLUTION AND RELATED FUNCTIONS USING VEDIC MULTIPLIER Sai Vignesh K. and Balamurugan S. and Marimuthu R. School of Electrical Engineering,

More information

Comparative Analysis of Various Adders using VHDL

Comparative Analysis of Various Adders using VHDL International Journal of Engineering and Technical Research (IJETR) ISSN: 2321-0869, Volume-3, Issue-4, April 2015 Comparative Analysis of Various s using VHDL Komal M. Lineswala, Zalak M. Vyas Abstract

More information

Optimum Analysis of ALU Processor by using UT Technique

Optimum Analysis of ALU Processor by using UT Technique IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X Optimum Analysis of ALU Processor by using UT Technique Rahul Sharma Deepak Kumar

More information

Implementation and Performance Evaluation of Prefix Adders uing FPGAs

Implementation and Performance Evaluation of Prefix Adders uing FPGAs IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 1 (Sep-Oct. 2012), PP 51-57 Implementation and Performance Evaluation of Prefix Adders uing

More information

Implementation of 32-Bit Unsigned Multiplier Using CLAA and CSLA

Implementation of 32-Bit Unsigned Multiplier Using CLAA and CSLA Implementation of 32-Bit Unsigned Multiplier Using CLAA and CSLA 1. Vijaya kumar vadladi,m. Tech. Student (VLSID), Holy Mary Institute of Technology and Science, Keesara, R.R. Dt. 2.David Solomon Raju.Y,Associate

More information

A 32 BIT MAC Unit Design Using Vedic Multiplier and Reversible Logic Gate

A 32 BIT MAC Unit Design Using Vedic Multiplier and Reversible Logic Gate A 32 BIT MAC Unit Design Using Vedic Multiplier and Reversible Logic Gate R. Anitha 1 (Prof.), Neha Deshmukh (student), Prashant Agarwal 3 (student) School of Electronics Engineering VIT University, Vellore,

More information

Design of 32 Bit Vedic Multiplier using Carry Look Ahead Adder

Design of 32 Bit Vedic Multiplier using Carry Look Ahead Adder GRD Journals Global Research and Development Journal for Engineering National Conference on Emerging Trends in Electrical, Electronics and Computer Engineering (ETEEC-2018) April 2018 e-issn: 2455-5703

More information

DESIGN OF 64-BIT ALU USING VEDIC MATHEMATICS FOR HIGH SPEED SIGNAL PROCESSING RELEVANCE S

DESIGN OF 64-BIT ALU USING VEDIC MATHEMATICS FOR HIGH SPEED SIGNAL PROCESSING RELEVANCE S DESIGN OF 64-BIT ALU USING VEDIC MATHEMATICS FOR HIGH SPEED SIGNAL PROCESSING RELEVANCE S Srikanth Yellampalli 1, V. J Koteswara Rao 2 1 Pursuing M.tech (VLSI), 2 Asst. Professor (ECE), Nalanda Institute

More information

FPGA Implementation of Wallace Tree Multiplier using CSLA / CLA

FPGA Implementation of Wallace Tree Multiplier using CSLA / CLA FPGA Implementation of Wallace Tree Multiplier using CSLA / CLA Shruti Dixit 1, Praveen Kumar Pandey 2 1 Suresh Gyan Vihar University, Mahaljagtapura, Jaipur, Rajasthan, India 2 Suresh Gyan Vihar University,

More information

Reverse Logic Gate and Vedic Multiplier to Design 32 Bit MAC Unit

Reverse Logic Gate and Vedic Multiplier to Design 32 Bit MAC Unit Reverse Logic Gate and Vedic Multiplier to Design 32 Bit MAC Unit K.Venkata Parthasaradhi Reddy M.Tech, Dr K.V.Subba Reddy Institute of Technology. S.M.Subahan, M.Tech Assistant Professor, Dr K.V.Subba

More information

DESIGN OF HIGH SPEED MULTIPLIERS USING NIKHIALM SUTRA ALGORITHM

DESIGN OF HIGH SPEED MULTIPLIERS USING NIKHIALM SUTRA ALGORITHM DESIGN OF HIGH SPEED MULTIPLIERS USING NIKHIALM SUTRA ALGORITHM 1.Babu Rao Kodavati 2.Tholada Appa Rao 3.Gollamudi Naveen Kumar ABSTRACT:This work is devoted for the design and FPGA implementation of a

More information

Design of Roba Mutiplier Using Booth Signed Multiplier and Brent Kung Adder

Design of Roba Mutiplier Using Booth Signed Multiplier and Brent Kung Adder International Journal of Engineering Science Invention (IJESI) ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 Volume 7 Issue 4 Ver. II April 2018 PP 08-14 Design of Roba Mutiplier Using Booth Signed

More information

Design of low power delay efficient Vedic multiplier using reversible gates

Design of low power delay efficient Vedic multiplier using reversible gates ISSN: 2454-132X Impact factor: 4.295 (Volume 4, Issue 3) Available online at: www.ijariit.com Design of low power delay efficient Vedic multiplier using reversible gates B Ramya bramyabrbg9741@gmail.com

More information

IMPLEMENTATION OF UNSIGNED MULTIPLIER USING MODIFIED CSLA

IMPLEMENTATION OF UNSIGNED MULTIPLIER USING MODIFIED CSLA IMPLEMENTATION OF UNSIGNED MULTIPLIER USING MODIFIED CSLA Sooraj.N.P. PG Scholar, Electronics & Communication Dept. Hindusthan Institute of Technology, Coimbatore,Anna University ABSTRACT Multiplications

More information

I. INTRODUCTION II. RELATED WORK. Page 171

I. INTRODUCTION II. RELATED WORK. Page 171 Design and Analysis of 16-bit Carry Select Adder at 32nm Technology Sumanpreet Kaur, Neetika (Corresponding Author) Assistant Professor, Punjabi University Neighbourhood Campus, Rampura Phul (Bathinda)

More information

A Novel High Performance 64-bit MAC Unit with Modified Wallace Tree Multiplier

A Novel High Performance 64-bit MAC Unit with Modified Wallace Tree Multiplier Proceedings of International Conference on Emerging Trends in Engineering & Technology (ICETET) 29th - 30 th September, 2014 Warangal, Telangana, India (SF0EC024) ISSN (online): 2349-0020 A Novel High

More information

IJCSIET--International Journal of Computer Science information and Engg., Technologies ISSN

IJCSIET--International Journal of Computer Science information and Engg., Technologies ISSN An efficient add multiplier operator design using modified Booth recoder 1 I.K.RAMANI, 2 V L N PHANI PONNAPALLI 2 Assistant Professor 1,2 PYDAH COLLEGE OF ENGINEERING & TECHNOLOGY, Visakhapatnam,AP, India.

More information

CHAPTER 3 ANALYSIS OF LOW POWER, AREA EFFICIENT AND HIGH SPEED ADDER TOPOLOGIES

CHAPTER 3 ANALYSIS OF LOW POWER, AREA EFFICIENT AND HIGH SPEED ADDER TOPOLOGIES 44 CHAPTER 3 ANALYSIS OF LOW POWER, AREA EFFICIENT AND HIGH SPEED ADDER TOPOLOGIES 3.1 INTRODUCTION The design of high-speed and low-power VLSI architectures needs efficient arithmetic processing units,

More information