Design of a Pipelined DSP Microprocessor MUN DSP2000

Size: px
Start display at page:

Download "Design of a Pipelined DSP Microprocessor MUN DSP2000"

Transcription

1 Design of Pipeline DSP icroprocessor N DSP2000 Cheng Li, Lu io, Qiyo Yu, P.Gillr n R.Venktesn Fculty of Engineering n Applie Science emoril niversity of Newfounln St. John s, NF, Cn A1B 3 E-mil: {licheng, xio, qiyo, venky}@engr.mun.c, pul@cs.mun.c Abstrct Progrmmble igitl signl processing (DSP) microprocessors re the processors tht re esigne to perform in igitl signl processing-intensive pplictions. In this pper, We present the esign of simplifie DSP microprocessor with restricte instruction set N DSP2000, which consists of three mjor components: the control unit, the tpth n the system memory. A Hrvr rchitecture, pipeline tpth n t forwring techniques re use to improve the system performnce n voi hzrs (t hzr, control hzr, etc.). The whole system is coe using VHDL n simulte using Synopsys CAD tools. The system performnce is briefly nlyze bse on the synthesis results. Key wors: DSP microprocessor, Pipeline, ultiply n Accumulte (AC), VHDL 1. Introuction After commercil DSP microprocessors were first introuce in the erly 1980s, DSP technology n DSP microprocessors hs gine more n more significnce in the current informtion worl. Though DSP microprocessors n generl-purpose microprocessors shre number of common fetures, they hve importnt ifferences. DSP microprocessors re primrily esigne for rel-time high-spee clcultion pplictions [1]. Besies possessing mny of the fetures of generl-purpose microprocessor, DSP is lso chrcterize by fst multiply-ccumulte, multiple-ccess memory rchitecture, specilize ressing moes n specilize execution control [2]. The N DSP2000 microprocessor is -bit fixe-point prototype computtionl engine on which DSP pplictions cn be built. There re -bit generl-purpose registers within the CP, which re use for most of the opertions. Except tht R0 is re only register n lwys stores 0 s its vlue, ll the other registers re the sme. A lo n store rchitecture is use for the instructions except the AC opertion. Our trget is to buil DSP microprocessor tht cn support bsic DSP opertions like the DFT, FFT, igitl filters, n so on. For such DSP pplictions, the convolution opertion is wiely use. In the computer system, DSP ppliction, like igitl filter, cn be chieve by multiplying the current signl vlue (multiply opern ) with the coefficient of the igitl filter (multiply opern b) n then ing it bck to the previous sum ( opern c). All these work shoul be finishe in one step, i.e., in single system clock cycle. Thus n efficient AC opertion (multiply two operns n then to thir opern) is key requirement for DSP processor. In this project, we im t builing the DSP microprocessor to support the bsic function tht DSP processor shoul support the multiply n ccumulte (AC) opertion. Besies this DSP feture, we lso inclue some functions tht generl-purpose processor shoul support. The instruction set we choose is subset of the complete instruction set for generl-purpose processor. Restricte t forwring is relize to improve our esign. Some highlighte fetures of N DSP2000 re: Pipeline t-pth esign AC opertion Seprte instruction n t memory (Hrvr emory Structure) Fst t memory ccess (in one single clock cycle, two t memory elements cn be fetche) Support vrious opertions such s rithmetic, logic n control function 2. N DSP2000 control unit esign 2.1 Instruction set esign

2 A restricte instruction set is inclue in the N DSP2000 esign. Actully, it is subset of tht of the IPS processor [2]. The instructions re ll bits long. There re totl 16 instructions tht hve been implemente in the esign. Accoring to their purposes, the instructions cn be ivie into five groups: 1. Arithmetic opertion ADD, ADDI, SB, SBI, L, AC 2. Brnch opertion BNEZ, JP, JR 3. Logic opertion AND, OR, OR 4. emory opertion LW, SW, SWS. Other NOP A -bit instruction is encoe s follows. The most significnt 6 bits represents the opcoe (bit 31 bit 26). The next bits represent the first register number (bit 2 bit 21) n the following two bits represent the secon (bit 20-16) n the thir register (bit 1 bit 11) respectively. It is not necessry tht ll the three registers will be use in every instruction. The 16 LSB bits is use s the ress offset. When new instruction is fetche from the instruction memory, for exmple n rithmetic opertion ADD R1, R2, R3, this will be encoe in the instruction memory in the following formt: SB LSB Opcoe R1 R2 R3 When this instruction comes to the controller n register file, the controller will interpret the opcoe bits n will fin tht this is n opertion. The controller will output the corresponing control signls tht set up the correct pth for this opertion. The register file will output the store vlue for these corresponing registers. These t will be use s the source for the specifie opertions. 2.2 System control esign The control unit is the key component for N DSP2000 to perform properly. The control unit performs the instruction vlition n instruction-ecoing tsks uring the instruction ecoing (ID) pipeline stge. System control is chieve through the controlle output using series of ifferent multiplexers. In pipeline structure, the control signls generte by the control unit re propgte own the pipeline synchronously with the system clock through pipeline registers. Besies these control signls, there re two other types of control signls generte by the control unit. One is use for the generl control purpose such s the memory re/write control signl n the other is use to control the AL opertion. 3. N DSP2000 t-pth esign In this pper, we will only look t some key components in the t-pth esign, inclue the AL, multiplier n memory esign. In the next section, we will iscuss how we cn put ll the components together n mke pipeline microprocessor. 3.1 AL esign The rithmetic logic unit (AL) is n essentil prt of computer processor. It performs the rithmetic opertions (ition n subtrction) n logic opertions (AND, OR, OR etc.). It hs two -bit t inputs A n B, n crry input C. The three control inputs ALOP0, ALOP1, ALOP2 ecie which opertion shoul be tken. The outputs inclue -bit rithmetic logic result n 3-bit flg (v: overflow; c: crry; z: zero). The most time consuming opertions in AL opertion re ition n subtrction. In ripple er esign, the er propgtes the crry from the lowest bit to the highest sequentilly. Thus the most significnt bit of the sum must wit for the sequentil evlution of the previous 31 1-bit ers, which is very slow. In theory we cn nticipte the crry input without witing for it to be generte by the previous 1-bit er component. This cn be one by pplying some clcultions on the two operns n the crry input to the lest significnt bit of the er. Dely for this kin of er will be in orer of log 2 N, where N is the bit number of the operns ( in our cse), inste of N s the usul ripple er hs. Therefore, to increse the spee, fst prllel er, the Look-Ahe-Crry is use in our esign. 3.2 ultiplier esign ultipliction with ccumultion is typicl opertion in DSP pplictions. Therefore the hrwre multiplier is n importnt chrcteristic of DSP processor. The spee of the multiplier is one of the most importnt

3 fctors etermining the overll system performnce. Ielly the multiplier shoul hve the bility to multiply two operns in single system clock cycle. We cn implement the multiplier in single unit using pure combintionl logic circuit. However this esign is not efficient becuse the corresponing pipeline stge will hve much longer ely thn other stges. This mkes the system clock cycle, which is etermine by the worst-cse ely, unnecessrily long. The synthesize result for the ely of 16-bit multiplier is 49 ns, much longer thn other components. Therefore it seems more ttrctive to split the multiplier into severl pipeline stges. We use 16-4 bit multipliction moulr n split the multiplier into stges. The synthesis result shows tht the ely for ech stge within the multiplier is 19 ns. Although the totl time is 19 = 9 ns, lmost twice s in single unit, it is vntgeous n more ttrctive since the clock cycle coul be reuce gretly when we integrte the multiplier pipeline in the system pipeline of the microprocessor. 3.3 N DSP2000 memory esign Typicl DSP opertions require mny itions n multiplictions. In our esign, the AC opertion requires us to fetch two operns from the t memory with resses inicte in the two source registers n perform the multipliction n ition. To fetch the two operns in single instruction cycle, we nee to mke two memory ccesses simultneously. The result of multipliction n ition is store bck in the register holing the ition opern. By oing so, we cn ccumulte the results of mny multipliction opertions in this register through consecutive AC instructions. One AC instruction nees four register ccess opertions (three res n one write) besies two t memory res in one instruction cycle. For the other instructions, it is necessry to ccess t memory once t most (e.g. LW, SW). There re two common methos to chieve multiple memory ccesses per instruction cycle: extene Hrvr rchitecture n moifie von Neumn rchitecture []. Extene Hrvr rchitecture The norml Hrvr rchitecture hs two seprte physicl memory buses. This llows two simultneous memory ccesses: one for instruction memory n one for t memory. This is inequte for AC opertions, which involves two operns in t memory. Some DSP Hrvr rchitectures permit the instruction bus to be use lso for ccess of operns. It is often necessry to fetch three wors (the instruction plus two operns) n the Hrvr rchitecture is inequte to support this. Thus DSP Hrvr rchitectures often inclue cche memory which cn be use to store instructions tht will be reuse, leving both Hrvr buses free for fetching operns. This extension is sometimes clle n extene Hrvr rchitecture. oifie von Neumn rchitecture The von Neumn rchitecture uses only single memory bus for both t memory n instruction memory. This is economicl n simple to use becuse the instructions or t cn be locte nywhere throughout the vilble memory. But it oes not permit multiple memory ccesses. The moifie von Neumn rchitecture llows multiple memory ccesses per instruction cycle by using two seprte clocks: one for instruction n the other for t memory. The clock for t memory is (n-1) times fster thn tht for instruction cycle. Ech instruction cycle is ivie into n mchine sttes, n memory ccess cn be me in ech mchine stte. Consequently, totl of n memory ccesses per instruction cycle re llowe. The t memory rchitecture of NDSP2000 uses the moifie Hrvr rchitecture. The t memory is seprte from instruction memory just like norml Hrvr rchitecture. The t memory consists of mster memory n slve memory. Both mster memory n slve memory hve their own ress n t buses. The mster memory is use s the common t memory. For ll the instructions except AC, the t memory ccesses re oriente to the mster memory. The AC instruction gets the first opern from the mster memory n the secon opern from the slve memory. Becuse they own the eicte ress n t buses, the two t memories cn be ccesse simultneously. One vntge is tht the progrmmer cn use resses freely since no ress conflicting cn occur between the two memories. 4. Pipelining n t forwring The pipeline structure cn be implemente by inserting register between ifferent stges. With these registers, both control signls n intermeite t in one stge re seprte from jcent stges. These registers re triggere by the system clock. Approprite logic circuits cn be e between inputs n output of ifferent pipeline registers to perform t forwring. In the esign of N DSP2000 microprocessor, the

4 t-pth is comprise of pipeline with five stges: Instruction fetch (IF), Instruction ecoing (ID), emory Access (E), Execution (E) n Write bck (WB) [2, 6]. For the AC opertion, we nee to get the memory t before we cn procee. Thus we move the E stge to the front of the E stge. Ech stge of the pipeline opertes inepenently n is synchronize with the system clock. Ech instruction execution tkes five clock cycles to complete n new instruction is fetche uring ech clock cycle. Figure 1 shows the pipeline esign igrm of the N DSP2000 microprocessor.. Performnce nlysis Bse on the timing specifiction from the synthesis result of ech system builing component, s shown in tble 1, we get the execution time for ll the instructions epening on the ifferent routes. To implement the pipeline structure of the processor, we ivie the totl execution time eqully into ll the pipeline stges. Accoring to the current timing figures, the spee of our DSP processor is roun 10 Hz. The instruction cycle T is etermine by the mxim of the worst cse ely mong ll pipeline stges. Component ximl ely (NS) Loction Progrm counter 1.3 Stge 1 Instruction memory (1K ) Stge 1 1 Stge 1, 2, Stge 1, 2, 3, 4 Register file 22 Stge 2 Controller.4 Stge 2 Zero Detector 3.11 Stge Stge 2, 3, 4 OR Gte 0.8 Stge 2 Dt emory (1K) Stge 3 ultiplier 49 Stge 4 AL 19 Stge 4 The tble inictes tht the multiplier is the criticl component for the mximum ely. The min reson for the low spee of our DSP microprocessor is tht we put both the multiplier n AL into the sme pipeline stge. Thus the ely of this pipeline stge limits the spee of the whole system. To improve this, we reesigne the multiplier n AL using n internl pipeline structure. It performe roun 4 times fster thn the previous one (roun 19 ns for the multiplier). Bse on the new esign, the spee of our DSP microprocessor will chieve roun 2 Hz. An ll these results re bse on the current 0.3um COS technology we re using. With more vnce COS technology such s 0.18um n 0.1um, N DSP2000 cn chieve much higher spee n performnce [6]. 6. Conclusion n future work The whole system is escribe n implemente in VHDL. Both the bsic components n the complete pipeline microprocessor re simulte n teste using Synopsys esign compiler. Ech system builing component is synthesize using the Synopsys esign nlyzer n is prove to work properly. Timing specifiction from the simultion n synthesis results re consiere n use to ecie system structure n pipeline esign. Bse on the esign n testing result of our implementtion, we cn conclue tht NDSP2000 is simple n prcticl prototype of DSP processor. It performs norml DSP pplictions efficiently n relibly. Becuse of esign time limittion, some ttrctive fetures of DSP processor were not inclue into our esign t the time. In the future, t forwring cn be further improve n the number of pipeline stges cn be further extene. The performnce of N DSP2000 microprocessor will then be further improve n enhnce. References 1. P.Lpsley et. l "DSP Processor Funmentls", IEEE Press, J.H Hennessy n D.A. Ptterson, Computer Orgniztion n Design: The hrwre Softwre Interfce, orgn Kupmn Publishers, Synopsys: Design Compiler Reference nul, V ( Online ocumenttion) 4. Z. Nvbi, VHDL: Anlysis n oelling of Digitl System, cgrw Hill Steve Heth, icroprocessor Architectures n Systems: RISC, CISC & DSP, Newnes, Cheng Li, Lu io, Qiyo Yu, N DSP2000 Processor Design, Course project report for Avnce Digitl System, emoril niversity, Aug. 2000

5 IR PC Reset Clock Hlt 1 Instruction emory IR System Clock IR Strt IR Shifter PC + 4 IR IR 1-11 IR 2-21 C O N T R O L L E R 28 Register 2 Register 3 Registers Register 1 Files Write Dt IR PC + 4[31-28] Write Register Sign Exten Dt 2 Dt 3 Dt 1 Ctrl JP JP0 JP1 em1 em2 Rsem1 Rtem2_0 Rtem2_1 RtR3 ulsel ALOP0 ALOP1 ALOP3 ResSel_0 ResSel_1 ArSel Forwr_EN Shifter 2 JP 0 JP 1 0 ArSel JP 9 Ctrl 8 IR 1-11 IR 2-21 Zero FwDt F w D t F w D t Pipeline Registers Trnsfer e Fw3 Fw2 Fw2 c b Fw3 11 Dt emory Rsem1 3 4 em2 em1 Rtem2_0 Rtem2_1 FwDt 1 Fw1 Forwring nit Fw1 Fw3 Fw2 L 6 RtR3 7 ulsel AL ALOP0 ALOP1 ALOP2 Forwr_EN 7 ResSel_0 IR 2-21 FwDt IF/ID ID/E E/E E/WB Figure 1 N DSP2000 System Digrm

CHAPTER 2 LITERATURE STUDY

CHAPTER 2 LITERATURE STUDY CHAPTER LITERATURE STUDY. Introduction Multipliction involves two bsic opertions: the genertion of the prtil products nd their ccumultion. Therefore, there re two possible wys to speed up the multipliction:

More information

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates Bsic Logic Gtes : Computer Architecture I Boolen Algebr Instructor: Prof. Bhgi Nrhri Dept. of Computer Science Course URL: www.ses.gwu.edu/~bhgiweb/cs35/ Digitl Logic Circuits We sw how we cn build the

More information

Mixed CMOS PTL Adders

Mixed CMOS PTL Adders Anis do XXVI Congresso d SBC WCOMPA l I Workshop de Computção e Aplicções 14 20 de julho de 2006 Cmpo Grnde, MS Mixed CMOS PTL Adders Déor Mott, Reginldo d N. Tvres Engenhri em Sistems Digitis Universidde

More information

Algorithms for Memory Hierarchies Lecture 14

Algorithms for Memory Hierarchies Lecture 14 Algorithms for emory Hierrchies Lecture 4 Lecturer: Nodri Sitchinv Scribe: ichel Hmnn Prllelism nd Cche Obliviousness The combintion of prllelism nd cche obliviousness is n ongoing topic of reserch, in

More information

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC User Mnul ntelligent nstlltion Systems A B 1 2 3 4 5 6 7 8 30 ma 30 ma n = AC Un = 230 V AC 30 ma 9 10 11 12 C ABB STOTZ-KONTAKT Appliction Softwre Current Vlue Threshold/1 Contents Pge 1 Device Chrcteristics...

More information

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES Romn V. Tyshchuk Informtion Systems Deprtment, AMI corportion, Donetsk, Ukrine E-mil: rt_science@hotmil.com 1 INTRODUCTION During the considertion

More information

Testing Delay Faults in Asynchronous Handshake Circuits

Testing Delay Faults in Asynchronous Handshake Circuits Testing Dely Fults in Asynchronous Hnshke Circuits Feng Shi Electricl Engineering Dept. Yle University New Hven, Connecticut feng.shi@yle.eu Yiorgos Mkris Electricl Engineering Dept. Yle Univerisity New

More information

Inclined Plane Walking Compensation for a Humanoid Robot

Inclined Plane Walking Compensation for a Humanoid Robot Incline Plne Wlking Compenstion for Humnoi Robot Nttpong Kewlek n Thvi Mneewrn Institute of Fiel Robotics, King Mongkut's University of Technology Thonburi, Bngkok, Thiln (Tel : +662-4709339; E-mil: k.nttpong@hotmil.co.th,

More information

ALTERNATIVE WAYS TO ENHANCE PERFORMANCE OF BTB HVDC SYSTEMS DURING POWER DISTURBANCES. Pretty Mary Tom 1, Anu Punnen 2.

ALTERNATIVE WAYS TO ENHANCE PERFORMANCE OF BTB HVDC SYSTEMS DURING POWER DISTURBANCES. Pretty Mary Tom 1, Anu Punnen 2. ALTERNATIVE WAYS TO ENHANCE PERFORMANCE OF BTB HVDC SYSTEMS DURING POWER DISTURBANCES Pretty Mry Tom, Anu Punnen Dept.of Electricl n Electronics Engg. Sint Gits College of Engineering,Pthmuttm,Kerl,Ini

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-247 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our

More information

Synchronous Machine Parameter Measurement

Synchronous Machine Parameter Measurement Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions

More information

To provide data transmission in indoor

To provide data transmission in indoor Hittite Journl of Science nd Engineering, 2018, 5 (1) 25-29 ISSN NUMBER: 2148-4171 DOI: 10.17350/HJSE19030000074 A New Demodultor For Inverse Pulse Position Modultion Technique Mehmet Sönmez Osmniye Korkut

More information

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12 9//2 Sequentil (2) ENGG5 st Semester, 22 Dr. Hden So Deprtment of Electricl nd Electronic Engineering http://www.eee.hku.hk/~engg5 Snchronous vs Asnchronous Sequentil Circuit This Course snchronous Sequentil

More information

Architectural Support for Efficient Large-Scale Automata Processing

Architectural Support for Efficient Large-Scale Automata Processing Architecturl Support for Efficient Lrge-Scle Automt cessing Hongyun Liu, Mohme Ibrhim, Onur Kyirn, Sreepthi Pi, n Awit Jog College of Willim & Mry Avnce Micro Devices, Inc. University of Rochester Emil:

More information

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM A ovel Bck EMF Zero Crossing Detection of Brushless DC Motor Bsed on PWM Zhu Bo-peng Wei Hi-feng School of Electricl nd Informtion, Jingsu niversity of Science nd Technology, Zhenjing 1003 Chin) Abstrct:

More information

The Discussion of this exercise covers the following points:

The Discussion of this exercise covers the following points: Exercise 4 Bttery Chrging Methods EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the different chrging methods nd chrge-control techniques commonly used when chrging Ni-MI

More information

Synchronous Machine Parameter Measurement

Synchronous Machine Parameter Measurement Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions

More information

A New Stochastic Inner Product Core Design for Digital FIR Filters

A New Stochastic Inner Product Core Design for Digital FIR Filters MATEC Web of Conferences, (7) DOI:./ mtecconf/7 CSCC 7 A New Stochstic Inner Product Core Design for Digitl FIR Filters Ming Ming Wong,, M. L. Dennis Wong, Cishen Zhng, nd Ismt Hijzin Fculty of Engineering,

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-236 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our

More information

Application Note. Differential Amplifier

Application Note. Differential Amplifier Appliction Note AN367 Differentil Amplifier Author: Dve n Ess Associted Project: Yes Associted Prt Fmily: CY8C9x66, CY8C7x43, CY8C4x3A PSoC Designer ersion: 4. SP3 Abstrct For mny sensing pplictions, desirble

More information

Dataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)

Dataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1) The slides contin revisited mterils from: Peter Mrwedel, TU Dortmund Lothr Thiele, ETH Zurich Frnk Vhid, University of liforni, Riverside Dtflow Lnguge Model Drsticlly different wy of looking t computtion:

More information

Chapter 2 Literature Review

Chapter 2 Literature Review Chpter 2 Literture Review 2.1 ADDER TOPOLOGIES Mny different dder rchitectures hve een proposed for inry ddition since 1950 s to improve vrious spects of speed, re nd power. Ripple Crry Adder hve the simplest

More information

Design and Development of 8-Bits Fast Multiplier for Low Power Applications

Design and Development of 8-Bits Fast Multiplier for Low Power Applications IACSIT Interntionl Journl of Engineering nd Technology, Vol. 4, No. 6, Decemer 22 Design nd Development of 8-Bits Fst Multiplier for Low Power Applictions Vsudev G. nd Rjendr Hegdi, Memer, IACSIT proportionl

More information

EE Controls Lab #2: Implementing State-Transition Logic on a PLC

EE Controls Lab #2: Implementing State-Transition Logic on a PLC Objective: EE 44 - Controls Lb #2: Implementing Stte-rnsition Logic on PLC ssuming tht speed is not of essence, PLC's cn be used to implement stte trnsition logic. he dvntge of using PLC over using hrdwre

More information

April 9, 2000 DIS chapter 10 CHAPTER 3 : INTEGRATED PROCESSOR-LEVEL ARCHITECTURES FOR REAL-TIME DIGITAL SIGNAL PROCESSING

April 9, 2000 DIS chapter 10 CHAPTER 3 : INTEGRATED PROCESSOR-LEVEL ARCHITECTURES FOR REAL-TIME DIGITAL SIGNAL PROCESSING April 9, 2000 DIS chpter 0 CHAPTE 3 : INTEGATED POCESSO-LEVEL ACHITECTUES FO EAL-TIME DIGITAL SIGNAL POCESSING April 9, 2000 DIS chpter 3.. INTODUCTION The purpose of this chpter is twofold. Firstly, bsic

More information

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design ECE 27 Digitl Logic Shifters, Comprtors, Counters, Multipliers Digitl Design..7 Digitl Design Chpter : Slides to ccompny the textbook Digitl Design, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers,

More information

Interference Cancellation Method without Feedback Amount for Three Users Interference Channel

Interference Cancellation Method without Feedback Amount for Three Users Interference Channel Open Access Librry Journl 07, Volume, e57 ISSN Online: -97 ISSN Print: -9705 Interference Cncelltion Method without Feedbc Amount for Three Users Interference Chnnel Xini Tin, otin Zhng, Wenie Ji School

More information

Area-Time Efficient Digit-Serial-Serial Two s Complement Multiplier

Area-Time Efficient Digit-Serial-Serial Two s Complement Multiplier Are-Time Efficient Digit-Seril-Seril Two s Complement Multiplier Essm Elsyed nd Htem M. El-Boghddi Computer Engineering Deprtment, Ciro University, Egypt Astrct - Multipliction is n importnt primitive

More information

Synchronous Generator Line Synchronization

Synchronous Generator Line Synchronization Synchronous Genertor Line Synchroniztion 1 Synchronous Genertor Line Synchroniztion Introduction One issue in power genertion is synchronous genertor strting. Typiclly, synchronous genertor is connected

More information

PB-735 HD DP. Industrial Line. Automatic punch and bind machine for books and calendars

PB-735 HD DP. Industrial Line. Automatic punch and bind machine for books and calendars PB-735 HD DP Automtic punch nd bind mchine for books nd clendrs A further step for the utomtion of double loop binding. A clever nd flexible mchine ble to punch nd bind in line up to 9/16. Using the best

More information

Multi-beam antennas in a broadband wireless access system

Multi-beam antennas in a broadband wireless access system Multi-em ntenns in rodnd wireless ccess system Ulrik Engström, Mrtin Johnsson, nders Derneryd nd jörn Johnnisson ntenn Reserch Center Ericsson Reserch Ericsson SE-4 84 Mölndl Sweden E-mil: ulrik.engstrom@ericsson.com,

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-297 Technicl notes on using Anlog Devices DSPs, processors nd development tools Visit our Web resources http://www.nlog.com/ee-notes nd http://www.nlog.com/processors or e-mil

More information

Birka B22: threaded in variation

Birka B22: threaded in variation Tblet Weving: 4-Hole Ptterns Stringcrfter The chrt, fining your wy roun the pttern, n suggestions for viking style bris for rnks in the Drchenwl Acemy of Defence You will nee: 22 crs 1 repet 88 Thres:

More information

ECE 274 Digital Logic. Digital Design. RTL Design RTL Design Method. RTL Design Memory Components

ECE 274 Digital Logic. Digital Design. RTL Design RTL Design Method. RTL Design Memory Components ECE 27 Digitl Logic Memories n Hierrchy Digitl Design 5.6 5. Digitl Design Chpter 5: Slies to ccompny the textbook Digitl Design, First Eition, by Frnk Vhi, John Wiley n Sons Publishers, 27. http://www.vhi.com

More information

On the Description of Communications Between Software Components with UML

On the Description of Communications Between Software Components with UML On the Description of Communictions Between Softwre Components with UML Zhiwei An Dennis Peters Fculty of Engineering nd Applied Science Memoril University of Newfoundlnd St. John s NL A1B 3X5 zhiwei@engr.mun.c

More information

Modeling of Conduction and Switching Losses in Three-Phase Asymmetric Multi-Level Cascaded Inverter

Modeling of Conduction and Switching Losses in Three-Phase Asymmetric Multi-Level Cascaded Inverter Proceedings of the 5th WEA nt. onf. on Power ystems nd Electromgnetic omptibility, orfu, Greece, August 23-25, 2005 (pp176-181) Modeling of onduction nd witching Losses in Three-Phse Asymmetric Multi-Level

More information

Design and implementation of a high-speed bit-serial SFQ adder based on the binary decision diagram

Design and implementation of a high-speed bit-serial SFQ adder based on the binary decision diagram INSTITUTE OFPHYSICS PUBLISHING Supercond. Sci. Technol. 16 (23) 1497 152 SUPERCONDUCTORSCIENCE AND TECHNOLOGY PII: S953-248(3)67111-3 Design nd implementtion of high-speed it-seril SFQ dder sed on the

More information

Compared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator.

Compared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator. Compred to genertors DC MOTORS Prepred by Engr. JP Timol Reference: Electricl nd Electronic Principles nd Technology The construction of d.c. motor is the sme s d.c. genertor. the generted e.m.f. is less

More information

Module 9. DC Machines. Version 2 EE IIT, Kharagpur

Module 9. DC Machines. Version 2 EE IIT, Kharagpur Module 9 DC Mchines Version EE IIT, Khrgpur esson 40 osses, Efficiency nd Testing of D.C. Mchines Version EE IIT, Khrgpur Contents 40 osses, efficiency nd testing of D.C. mchines (esson-40) 4 40.1 Gols

More information

DIGITAL multipliers [1], [2] are the core components of

DIGITAL multipliers [1], [2] are the core components of World Acdemy of Science, Engineering nd Technology 9 8 A Reduced-Bit Multipliction Algorithm for Digitl Arithmetic Hrpreet Singh Dhillon nd Ahijit Mitr Astrct A reduced-it multipliction lgorithm sed on

More information

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter Journl of Electrotechnology, Electricl Engineering nd Mngement (2017) Vol. 1, Number 1 Clusius Scientific Press, Cnd Fuzzy Logic Controller for Three Phse PWM AC-DC Converter Min Muhmmd Kml1,, Husn Ali2,b

More information

Three-Phase NPC Inverter Using Three-Phase Coupled Inductor

Three-Phase NPC Inverter Using Three-Phase Coupled Inductor ThreePhse NPC Inverter Using ThreePhse Coupled Inductor Romeu Husmnn 1, Rodrigo d Silv 2 nd Ivo Brbi 2 1 Deprtment of Electricl nd Telecommuniction Engineering, University of Blumenu FURB Blumenu SC Brzil,

More information

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION Exercise 1-1 The Sine Wve EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the notion of sine wve nd how it cn be expressed s phsor rotting round the center of circle. You

More information

Eliminating Non-Determinism During Test of High-Speed Source Synchronous Differential Buses

Eliminating Non-Determinism During Test of High-Speed Source Synchronous Differential Buses Eliminting Non-Determinism During of High-Speed Source Synchronous Differentil Buses Abstrct The t-speed functionl testing of deep sub-micron devices equipped with high-speed I/O ports nd the synchronous

More information

(CATALYST GROUP) B"sic Electric"l Engineering

(CATALYST GROUP) Bsic Electricl Engineering (CATALYST GROUP) B"sic Electric"l Engineering 1. Kirchhoff s current l"w st"tes th"t (") net current flow "t the junction is positive (b) Hebr"ic sum of the currents meeting "t the junction is zero (c)

More information

Digital Design. Sequential Logic Design -- Controllers. Copyright 2007 Frank Vahid

Digital Design. Sequential Logic Design -- Controllers. Copyright 2007 Frank Vahid Digitl Design Sequentil Logic Design -- Controllers Slides to ccompny the tetook Digitl Design, First Edition, y, John Wiley nd Sons Pulishers, 27. http://www.ddvhid.com Copyright 27 Instructors of courses

More information

A Development of Earthing-Resistance-Estimation Instrument

A Development of Earthing-Resistance-Estimation Instrument A Development of Erthing-Resistnce-Estimtion Instrument HITOSHI KIJIMA Abstrct: - Whenever erth construction work is done, the implnted number nd depth of electrodes hve to be estimted in order to obtin

More information

Design And Implementation Of Luo Converter For Electric Vehicle Applications

Design And Implementation Of Luo Converter For Electric Vehicle Applications Design And Implementtion Of Luo Converter For Electric Vehicle Applictions A.Mnikndn #1, N.Vdivel #2 ME (Power Electronics nd Drives) Deprtment of Electricl nd Electronics Engineering Sri Shkthi Institute

More information

CAL. NX15 DUO-DISPLAY QUARTZ

CAL. NX15 DUO-DISPLAY QUARTZ L. NX15 UO-ISPLY QURTZ l nlogue time disply l igitl time nd clendr l hronogrph l Tchymeter l t recll function l lrm l Illuminting light (Electroluminescent pnel) ENGLISH Illuminting light (TIME/LENR mode

More information

Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication

Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication 1 Threshold Logic Computing: Memristive-CMOS Circuits for Fst Fourier Trnsform nd edic Multipliction Alex Pppchen Jmes, Dinesh S. Kumr, nd Arun Ajyn Abstrct Brin inspired circuits cn provide n lterntive

More information

MEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR

MEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR Electricity Electronics Bipolr Trnsistors MEASURE THE HARATERISTI URVES RELEVANT TO AN NPN TRANSISTOR Mesure the input chrcteristic, i.e. the bse current IB s function of the bse emitter voltge UBE. Mesure

More information

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad Hll Ticket No Question Pper Code: AEC009 INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigl, Hyderd - 500 043 MODEL QUESTION PAPER Four Yer B.Tech V Semester End Exmintions, Novemer - 2018 Regultions:

More information

High Speed On-Chip Interconnects: Trade offs in Passive Termination

High Speed On-Chip Interconnects: Trade offs in Passive Termination High Speed On-Chip Interconnects: Trde offs in Pssive Termintion Rj Prihr University of Rochester, NY, USA prihr@ece.rochester.edu Abstrct In this pper, severl pssive termintion schemes for high speed

More information

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olid-stte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers.

More information

Section 2.2 PWM converter driven DC motor drives

Section 2.2 PWM converter driven DC motor drives Section 2.2 PWM converter driven DC motor drives 2.2.1 Introduction Controlled power supply for electric drives re obtined mostly by converting the mins AC supply. Power electronic converter circuits employing

More information

DESIGN OF CONTINUOUS LAG COMPENSATORS

DESIGN OF CONTINUOUS LAG COMPENSATORS DESIGN OF CONTINUOUS LAG COMPENSATORS J. Pulusová, L. Körösi, M. Dúbrvská Institute of Robotics nd Cybernetics, Slovk University of Technology, Fculty of Electricl Engineering nd Informtion Technology

More information

Lab 8. Speed Control of a D.C. motor. The Motor Drive

Lab 8. Speed Control of a D.C. motor. The Motor Drive Lb 8. Speed Control of D.C. motor The Motor Drive Motor Speed Control Project 1. Generte PWM wveform 2. Amplify the wveform to drive the motor 3. Mesure motor speed 4. Mesure motor prmeters 5. Control

More information

Implementation of Different Architectures of Forward 4x4 Integer DCT For H.264/AVC Encoder

Implementation of Different Architectures of Forward 4x4 Integer DCT For H.264/AVC Encoder Implementtion of Different Architectures of Forwrd 4x4 Integer DCT For H.64/AVC Encoder Bunji Antoinette Ringnyu, Ali Tngel, Emre Krulut 3 Koceli University, Institute of Science nd Technology, Koceli,

More information

Experiment 3: Non-Ideal Operational Amplifiers

Experiment 3: Non-Ideal Operational Amplifiers Experiment 3: Non-Idel Opertionl Amplifiers Fll 2009 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output

More information

Convolutional Networks. Lecture slides for Chapter 9 of Deep Learning Ian Goodfellow

Convolutional Networks. Lecture slides for Chapter 9 of Deep Learning Ian Goodfellow Convolutionl Networks Lecture slides for Chpter 9 of Deep Lerning In Goodfellow 2016-09-12 Convolutionl Networks Scle up neurl networks to process very lrge imges / video sequences Sprse connections Prmeter

More information

Simulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability

Simulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability Interntionl Journl of cience, Engineering nd Technology Reserch (IJETR), olume 4, Issue 1, October 15 imultion of Trnsformer Bsed Z-ource Inverter to Obtin High oltge Boost Ability A.hnmugpriy 1, M.Ishwry

More information

Series AE W PFC INDUSTRIAL POWER SUPPLY

Series AE W PFC INDUSTRIAL POWER SUPPLY FEATURES Progrmmle output voltge (0%~05%) Progrmmle output current (0%~05%) Universl AC input / Full rnge Constnt current limiting Optionl glol control vi RS3 Selectle +5V / 0.5A or +9V / 0.3A uxiliry

More information

The computer simulation of communication for PLC systems

The computer simulation of communication for PLC systems The computer simultion of communiction for PLC systems Jiri Misurec Milos Orgon Dept. of Telecommunictions Fculty of Electricl Engineering nd Communiction Brno University of Technology Purkynov 8 6 00

More information

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type) ICs for Cssette, Cssette Deck ANN, ANN Puse Detection s of Rdio Cssette, Cssette Deck Overview The ANN nd the ANN re the puse detection integrted circuits which select the progrm on the cssette tpe. In

More information

Effect of High-speed Milling tool path strategies on the surface roughness of Stavax ESR mold insert machining

Effect of High-speed Milling tool path strategies on the surface roughness of Stavax ESR mold insert machining IOP Conference Series: Mterils Science nd Engineering PAPER OPEN ACCESS Effect of High-speed Milling tool pth strtegies on the surfce roughness of Stvx ESR mold insert mchining Relted content - Reserch

More information

Understanding Basic Analog Ideal Op Amps

Understanding Basic Analog Ideal Op Amps Appliction Report SLAA068A - April 2000 Understnding Bsic Anlog Idel Op Amps Ron Mncini Mixed Signl Products ABSTRACT This ppliction report develops the equtions for the idel opertionl mplifier (op mp).

More information

& Y Connected resistors, Light emitting diode.

& Y Connected resistors, Light emitting diode. & Y Connected resistors, Light emitting diode. Experiment # 02 Ojectives: To get some hndson experience with the physicl instruments. To investigte the equivlent resistors, nd Y connected resistors, nd

More information

Postprint. This is the accepted version of a paper presented at IEEE PES General Meeting.

Postprint.   This is the accepted version of a paper presented at IEEE PES General Meeting. http://www.div-portl.org Postprint This is the ccepted version of pper presented t IEEE PES Generl Meeting. Cittion for the originl published pper: Mhmood, F., Hooshyr, H., Vnfretti, L. (217) Sensitivity

More information

Engineering: Elec 3509 Electronics II Instructor: Prof. Calvin Plett,

Engineering: Elec 3509 Electronics II Instructor: Prof. Calvin Plett, Engineering: Elec 3509 Electronics II Instructor: Prof. Clvin Plett, emil cp@doe.crleton.c Objective: To study the principles, design nd nlysis of nlog electronic circuits. Description: In this course,

More information

Experiment 3: Non-Ideal Operational Amplifiers

Experiment 3: Non-Ideal Operational Amplifiers Experiment 3: Non-Idel Opertionl Amplifiers 9/11/06 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output

More information

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week Announcements Homework #1 due Mondy t 6pm White drop ox in Student Lounge on the second floor of Cory Tuesdy ls cncelled next week Attend your other l slot Books on reserve in Bechtel Hmley, 2 nd nd 3

More information

Adaptive Geometric Features Based Filtering Impulse Noise in Colour Images

Adaptive Geometric Features Based Filtering Impulse Noise in Colour Images Aptive Geometric Fetures Bse Filtering Impulse Noise in Colour Imges Zhengy Xu #1, Bin Qiu *, Hong Ren Wu #3 Xinghuo Yu #4 # School of Electricl n Computer Engineering, Pltform Technologies Reserch Institute,

More information

Study on SLT calibration method of 2-port waveguide DUT

Study on SLT calibration method of 2-port waveguide DUT Interntionl Conference on Advnced Electronic cience nd Technology (AET 206) tudy on LT clibrtion method of 2-port wveguide DUT Wenqing Luo, Anyong Hu, Ki Liu nd Xi Chen chool of Electronics nd Informtion

More information

Addressable relay driver

Addressable relay driver ESCRIPTION The addressable relay driver is a high-current latched driver, similar in function to the 9934 address decoder. The device has 8 open-collector arlington power outputs, each capable of 150m

More information

ECE 274 Digital Logic

ECE 274 Digital Logic ECE - Digitl Logic (Textbook - Required) ECE Digitl Logic Instructor: Romn Lysecky, rlysecky@ece.rizon.edu Office Hours: TBA, ECE F Lecture: MWF :-: PM, ILC Course Website: http://www.ece.rizon.edu/~ece/

More information

Lecture 16: Four Quadrant operation of DC Drive (or) TYPE E Four Quadrant chopper Fed Drive: Operation

Lecture 16: Four Quadrant operation of DC Drive (or) TYPE E Four Quadrant chopper Fed Drive: Operation Lecture 16: Four Qudrnt opertion of DC Drive (or) TYPE E Four Qudrnt chopper Fed Drive: Opertion The rmture current I is either positive or negtive (flow in to or wy from rmture) the rmture voltge is lso

More information

SMALL SIGNAL MODELING OF DC-DC POWER CONVERTERS BASED ON SEPARATION OF VARIABLES

SMALL SIGNAL MODELING OF DC-DC POWER CONVERTERS BASED ON SEPARATION OF VARIABLES SMA SGNA MOENG OF CC POWER CONERTERS BASE ON SEPARATON OF ARABES BY NG POH KEONG (B.S.E.E, University of Kentucky, USA) EPARTMENT OF EECTRCA AN COMPUTER ENGNEERNG A THESS SUBMTTE FOR THE EGREE OF MASTER

More information

First Round Solutions Grades 4, 5, and 6

First Round Solutions Grades 4, 5, and 6 First Round Solutions Grdes 4, 5, nd 1) There re four bsic rectngles not mde up of smller ones There re three more rectngles mde up of two smller ones ech, two rectngles mde up of three smller ones ech,

More information

(1) Non-linear system

(1) Non-linear system Liner vs. non-liner systems in impednce mesurements I INTRODUCTION Electrochemicl Impednce Spectroscopy (EIS) is n interesting tool devoted to the study of liner systems. However, electrochemicl systems

More information

University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009

University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009 Problem 1: Using DC Mchine University o North Crolin-Chrlotte Deprtment o Electricl nd Computer Engineering ECGR 4143/5195 Electricl Mchinery Fll 2009 Problem Set 4 Due: Thursdy October 8 Suggested Reding:

More information

Section 16.3 Double Integrals over General Regions

Section 16.3 Double Integrals over General Regions Section 6.3 Double Integrls over Generl egions Not ever region is rectngle In the lst two sections we considered the problem of integrting function of two vribles over rectngle. This sitution however is

More information

ECE Digital Logic (Labs) ECE 274 Digital Logic. ECE Digital Logic (Textbook) ECE Digital Logic (Optional Textbook)

ECE Digital Logic (Labs) ECE 274 Digital Logic. ECE Digital Logic (Textbook) ECE Digital Logic (Optional Textbook) ECE 74 Digitl Logic ECE 74 - Digitl Logic (Ls) Instructor: Romn Lysecky, rlysecky@ece.rizon.edu Office Hours: MW :-: PM, ECE Lecture: MW :-: PM, ILC 4 Course Wesite: http://www.ece.rizon.edu/~ece74/ TAs:

More information

Ultra Low Cost ACCELEROMETER

Ultra Low Cost ACCELEROMETER Chip Scle Pckged Digitl Therml Orienttion Sensing Accelerometer MXC6226XC Document Version D Pge 1 of 13 Fetures Generl Description Fully Integrted Therml Accelerometer X/Y Axis, 8 bit, Accelertion A/D

More information

Quantitative Studies of Impact of 3D IC Design on Repeater Usage

Quantitative Studies of Impact of 3D IC Design on Repeater Usage Quntittive Stuies of Impct of 3D IC Design on Repeter Usge Json Cong, Chunyue Liu, Guojie Luo Computer Science Deprtment, UCLA {cong, liucy, gluo}@cs.ucl.eu Abstrct: In this pper, we present our quntittive

More information

Design of FPGA-Based Rapid Prototype Spectral Subtraction for Hands-free Speech Applications

Design of FPGA-Based Rapid Prototype Spectral Subtraction for Hands-free Speech Applications Design of FPGA-Bsed Rpid Prototype Spectrl Subtrction for Hnds-free Speech Applictions Sryut Amornwongpeeti *, Nobutk Ono *, nd Mongkol Ekpnypong * Principles of Informtics Reserch Division, Ntionl Institute

More information

Solutions to exercise 1 in ETS052 Computer Communication

Solutions to exercise 1 in ETS052 Computer Communication Solutions to exercise in TS52 Computer Communiction 23 Septemer, 23 If it occupies millisecond = 3 seconds, then second is occupied y 3 = 3 its = kps. kps If it occupies 2 microseconds = 2 6 seconds, then

More information

Timing Constraint-driven Technology Mapping for FPGAs Considering False Paths and Multi-Clock Domains

Timing Constraint-driven Technology Mapping for FPGAs Considering False Paths and Multi-Clock Domains Timing Constrint-driven Technology Mpping for FPGAs Considering Flse Pths nd Multi-Clock Domins Lei Cheng, Deming Chen, Mrtin D.F. Wong Univ. of Illinois t UC, Chmpign, IL USA {lcheng1,dchen,mdfwong}@uiuc.edu

More information

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR): SPH4UW Kirchhoff s ules Kirchhoff s oltge ule (K): Sum of voltge drops round loop is zero. Kirchhoff s Lws Kirchhoff s Current ule (KC): Current going in equls current coming out. Kirchhoff s ules etween

More information

Safe Inter-domain Routing under Diverse Commercial Agreements

Safe Inter-domain Routing under Diverse Commercial Agreements University of Pennsylvni ScholrlyCommons Deprtmentl Ppers (ESE) Deprtment of Electricl & Systems Engineering 5-4-2010 Sfe Inter-omin Routing uner Diverse Commercil Agreements Yong Lio University of Msschusetts

More information

Example. Check that the Jacobian of the transformation to spherical coordinates is

Example. Check that the Jacobian of the transformation to spherical coordinates is lss, given on Feb 3, 2, for Mth 3, Winter 2 Recll tht the fctor which ppers in chnge of vrible formul when integrting is the Jcobin, which is the determinnt of mtrix of first order prtil derivtives. Exmple.

More information

An Efficient SC-FDM Modulation Technique for a UAV Communication Link

An Efficient SC-FDM Modulation Technique for a UAV Communication Link electronics Article An Efficient SC-FDM Modultion Technique for UAV Communiction Link Sukhrob Aev 1, Oh-Heum Kwon 1, Suk-Hwn Lee 2 Ki-Ryong Kwon 1, * 1 Deprtment of IT Convergence Appliction Engineering,

More information

Pennsylvania State University. University Park, PA only simple two or three input gates (e.g., AND/NAND,

Pennsylvania State University. University Park, PA only simple two or three input gates (e.g., AND/NAND, High-throughput nd Low-power DSP Using locked-mos ircuitry Mnjit Borh Robert Michel Owens Deprtment of omputer Science nd Engineering Pennsylvni Stte University University Prk, PA 16802 Mry Jne Irwin Abstrct

More information

Asynchronous Data-Driven Circuit Synthesis

Asynchronous Data-Driven Circuit Synthesis Asynchronous Dt-Driven Circuit Synthesis Sm Tylor, Doug Edwrds, Luis A Pln, Senior Memer, IEEE nd Luis A. Trzon D., Student Memer, IEEE Astrct A method is descried for synthesising synchronous circuits

More information

Ultra Low Cost ACCELEROMETER

Ultra Low Cost ACCELEROMETER Chip Scle Pckged Fully Integrted Therml Accelerometer MXC622xXC Rev,A 8/19/2011 Pge 1 of 13 Fetures Generl Description Fully Integrted Therml Accelerometer X/Y Axis, 8 bit, Accelertion A/D Output (± 2g)

More information

MOS Transistors. Silicon Lattice

MOS Transistors. Silicon Lattice rin n Width W chnnel p-type (doped) sustrte MO Trnsistors n Gte Length L O 2 (insultor) ource Conductor (poly) rin rin Gte nmo trnsistor Gte ource pmo trnsistor licon sustrte doped with impurities dding

More information

Network Sharing and its Energy Benefits: a Study of European Mobile Network Operators

Network Sharing and its Energy Benefits: a Study of European Mobile Network Operators Network Shring nd its Energy Benefits: Study of Europen Mobile Network Opertors Mrco Ajmone Mrsn Electronics nd Telecommunictions Dept Politecnico di Torino, nd Institute IMDEA Networks, mrco.jmone@polito.it

More information

Figure 2.14: Illustration of spatial frequency in image data. a) original image, f(x,y), b) plot of f(x) for the transect across image at the arrow.

Figure 2.14: Illustration of spatial frequency in image data. a) original image, f(x,y), b) plot of f(x) for the transect across image at the arrow. CEE 615: DIGITL IMGE PROCESSING Topic 2: The Digitl Imge 2-1 Fourier Trnsform full escription of the istribution of sptil frequencies in n imge is given by the twoimensionl Fourier trnsform of the imge.

More information

Math Circles Finite Automata Question Sheet 3 (Solutions)

Math Circles Finite Automata Question Sheet 3 (Solutions) Mth Circles Finite Automt Question Sheet 3 (Solutions) Nickols Rollick nrollick@uwterloo.c Novemer 2, 28 Note: These solutions my give you the nswers to ll the prolems, ut they usully won t tell you how

More information

Application of AHP in the Analysis of Flexible Manufacturing System

Application of AHP in the Analysis of Flexible Manufacturing System Journl of Industril nd Intelligent Informtion Vol., No., Jnury 0 Appliction of AHP in the Anlysis of Flexible Mnufcturing System Rjveer Singh, Prveen Shrm, nd Sndeep Singhl Ntionl Institute of Technology/Mechnicl

More information

SOLVING TRIANGLES USING THE SINE AND COSINE RULES

SOLVING TRIANGLES USING THE SINE AND COSINE RULES Mthemtics Revision Guides - Solving Generl Tringles - Sine nd Cosine Rules Pge 1 of 17 M.K. HOME TUITION Mthemtics Revision Guides Level: GCSE Higher Tier SOLVING TRIANGLES USING THE SINE AND COSINE RULES

More information