Signal flowgraph concept First order integrator based filter Second order integrator based filter & biquads. Cascaded biquad sensitivity

Size: px
Start display at page:

Download "Signal flowgraph concept First order integrator based filter Second order integrator based filter & biquads. Cascaded biquad sensitivity"

Transcription

1 EE47 Lecture 3 Lst week s summry Active Filters Active biquds Sllen Key & TowThoms Integrtor bsed filters Signl flowgrph concept First order integrtor bsed filter Second order integrtor bsed filter & biquds High order & high Q filters Cscded biquds Cscded biqud sensitivity Ldder type filters EECS 47 Lecture 3: Filters 5 H.K. ge Summry Lst Week Mjor success in CMOS technology scling: Inexpensive DSs technology esulted in the need for high performnce Anlog/Digitl interfce circuitry Min Anlog/Digitl interfce building blocks includes Anlog filters D/A converters A/D converters EECS 47 Lecture 3: Filters 5 H.K. ge

2 Monolithic Filters Monolithic inductor in CMOS tech. Integrted L<nH with Q< combined with mx. cp. pf LC filters in the monolithic form fesible: freq>5mhz Anlog/Digitl interfce circuitry require fully integrted filters with criticl frequencies << 5MHz Good lterntive: Active filters built without the need for inductors EECS 47 Lecture 3: Filters 5 H.K. ge 3 nd Order Trnsfer Functions (Biquds) Biqudrtic ( nd order) trnsfer function: H(s) s s ωq ω H( jω) ω H ( jω) H ( jω) ω ω ω Q ω Biqud s 4Q ± Q for Q poles re rel, complex otherwise EECS 47 Lecture 3: Filters 5 H.K. ge 4

3 Biqud Complex oles Q > ω s Q ( ± j 4Q ) Distnce from origin in splne: d ω Q ω ( 4Q ) EECS 47 Lecture 3: Filters 5 H.K. ge 5 slne jω rdius ω rccos Q poles σ ω rel prt Q EECS 47 Lecture 3: Filters 5 H.K. ge 6

4 Implementtion of Biquds ssive C: only rel poles cn t implement complex conjugte poles Terminted LC Low power, since it is pssive Only noise source lod nd source resistnce As previously nlyzed, not fesible in the monolithic form for f <5MHz Active Biquds Mny topologies cn be found in filter textbooks! Widely used topologies: Singleopmp biqud: SllenKey Multiopmp biqud: TowThoms Integrtor bsed biquds EECS 47 Lecture 3: Filters 5 H.K. ge 7 Active Biqud SllenKey Lowss Filter in C C G ut G H( s) s s ω Q ω ω C C Single gin element Cn be implemented both in discrete & monolithic form rsitic sensitive ersions for LF, HF, B, Advntge: Only one opmp used Disdvntge: Sensitive to prsitics ω Q G C C C EECS 47 Lecture 3: Filters 5 H.K. ge 8

5 Imginry Axis Zeros Shrpen trnsition bnd notch out interference Highpss filter (HF) Bndreject filter s ω H(s) K Z s s ωq ω ω H( j ω ) ω K ωz Note: Alwys represent trnsfer functions s product of gin term, poles, nd zeros (pirs if complex). Then ll coefficients hve physicl mening, resonble mgnitude, nd esily checkble unit. EECS 47 Lecture 3: Filters 5 H.K. ge 9 Imginry Zeros Mgnitude [db] 3 4 Zeros substntilly shrpen trnsition bnd At the expense of reduced stopbnd ttenution t high frequency With zeros No zeros Frequency [Hz] Img Axis x f Q f Z olezero Mp khz 3 f el Axis x 6 EECS 47 Lecture 3: Filters 5 H.K. ge

6 Moving the Zeros f Q khz f Z f Mgnitude [db] Frequency [Hz] Img Axis x 5 olezero Mp x el Axis EECS 47 Lecture 3: Filters 5 H.K. ge TowThoms Active Biqud rsitic insensitive Multiple outputs ef:. E. Fleischer nd J. Tow, Design Formuls for biqud ctive filters using three opertionl mplifiers, roc. IEEE, vol. 6, pp. 663, My 973. EECS 47 Lecture 3: Filters 5 H.K. ge

7 EECS 47 Lecture 3: Filters 5 H.K. ge 3 Frequency esponse ( ) ( ) ( ) ( ) 3 s s b b s b b k s s b b s s b s s b b s b b k in o in o in o implements generl biqud section with rbitrry poles nd zeros nd 3 relize the sme poles but re limited to t most one finite zero EECS 47 Lecture 3: Filters 5 H.K. ge 4 Component lues k C C k C C C b C b C C b k b b C k C b b k C k k C k C 8 nd,,,, given C C k b i i i tht it follows C Q C C ω ω

8 Integrtor Bsed Filters Min building block for this ctegory of filters integrtor By using signl flowgrph techniques conventionl filter topologies cn be converted to integrtor bsed type filters Next few pges: Signl flowgrph techniques st order integrtor bsed filter nd order integrtor bsed filter High order nd high Q filters EECS 47 Lecture 3: Filters 5 H.K. ge 5 Wht is Signl Flowgrph (SFG)? SFG Topologicl network representtion consisting of nodes & brnches used to convert one form of network to more suitble form (e.g. pssive LC filters to integrtor bsed filters) Any network described by set of liner differentil equtions cn be expressed in SFG form. For given network, mny different SFGs exists. Choice of prticulr SFG is bsed on prcticl considertions such s type of vilble components. ef: W.Heinlein & W. Holmes, Active Filters for Integrted Circuits, rentice Hll, Chp. 8, 974. EECS 47 Lecture 3: Filters 5 H.K. ge 6

9 Wht is Signl Flowgrph (SFG)? SFG nodes represent vribles ( & I in our cse), brnches represent trnsfer functions (we will cll these trnsfer functions brnch multipliction fctor BMF) To convert network to its SFG form, KCL & KL is used to derive stte spce description: Exmple: Circuit Sttespce SFG description I I in in o o Iin o in I o L in Io SL in SL I o I in C Iin o SC I in SC EECS 47 Lecture 3: Filters 5 H.K. ge 7 Signl Flowgrph (SFG) ules Two prllel brnches cn be replced by single brnch with overll BMF equl to sum of two BMFs b b A node with only one incoming brnch & one outgoing brnch cn be replced by single brnch with BMF equl to the product of the two BMFs b.b 3 An intermedite node cn be multiplied by fctor (x). BMFs for incoming brnches hve to be multiplied by x nd outgoing brnches divided by x b x. b/x 3 x. 3 EECS 47 Lecture 3: Filters 5 H.K. ge 8

10 Signl Flowgrph (SFG) ules Simplifictions cn often be chieved by shifting or eliminting nodes i 4 /b 3 i /b /b 3 A selfloop brnch with BMF y cn be eliminted by multiplying the BMF of incoming brnches by /(y) /b /b i /b 3 i /(/b) 3 EECS 47 Lecture 3: Filters 5 H.K. ge 9 Integrtor Bsed Filters st Order LF Strt from C prototype Use KCL & KL to derive stte spce description: in s I C I o in sc C Use stte spce description to drw signl flowgrph (SFG) EECS 47 Lecture 3: Filters 5 H.K. ge

11 Integrtor Bsed Filters First Order LF KCL & KL to derive stte spce description: I C sc in C I s I I o C Use stte spce description to drw signl flowgrph (SFG) in I s s I C I SFG in C C sc I EECS 47 Lecture 3: Filters 5 H.K. ge Normlize Since integrtors the min building blocks require in & out signls in the voltge form (not current) Convert ll currents to voltges by multiplying current nodes by scling resistnce Corresponding BMFs should then be scled ccordingly in o I s I o sc I I Ix x in o I s I o sc I I in o s o sc EECS 47 Lecture 3: Filters 5 H.K. ge

12 Normlize in s sc in s sc in s sc I I I I EECS 47 Lecture 3: Filters 5 H.K. ge 3 Synthesis in s sc in τ s Consolidte two brnches τ s, C in τ s EECS 47 Lecture 3: Filters 5 H.K. ge 4

13 First Order Integrtor Bsed Filter in τ s H ( s) τ s in EECS 47 Lecture 3: Filters 5 H.K. ge 5 OpmpC SingleEnded Integrtor C in o o in dt, C in sc τ C EECS 47 Lecture 3: Filters 5 H.K. ge 6

14 st Order Filter Built with OpmpC Integrtor Singleended OpmpC integrtor hs sign inversion from input to output Convert SFG ccordingly by modifying BMF in in in in EECS 47 Lecture 3: Filters 5 H.K. ge 7 st Order Filter Built with OpmpC Integrtor (continued) C in in o in sc EECS 47 Lecture 3: Filters 5 H.K. ge 8

15 n vo m OpmpC st Order Filter Noise Identify noise sources (here it is resistors & opmp) Find trnsfer function from ech noise source to the output (opmp noise next pge) H m(f) S(f)df i S(f) i Inputreferrednoisespectrldensity H(f) H(f) ( π fc) vn vn 4KT f v n v n C vo α kt C α Typiclly, α increses s filter order increses EECS 47 Lecture 3: Filters 5 H.K. ge 9 OpmpC Filter Noise Opmp Contribution So fr only the fundmentl noise sources re considered. In relity, noise ssocited with the opmp increses the overll noise. The bndwidth of the opmp ffects the opmp noise contribution to the totl noise v n C v n vopmp o EECS 47 Lecture 3: Filters 5 H.K. ge 3

16 Stte spce description: L C o IC C sc I IL L sl IC Iin I IL Integrtor Bsed Filter nd Order LC Filter Integrtor form I in I SFG C L L C I L sc C I C L sl Drw signl flowgrph (SFG) I I in I C I L EECS 47 Lecture 3: Filters 5 H.K. ge 3 Normlize Convert currents to voltges by multiplying ll current nodes by the scling resistnce C sc L sl I x x sc sl I I in I C I L in 3 EECS 47 Lecture 3: Filters 5 H.K. ge 3

17 Synthesis sc in 3 sl τ sτ sτ τ in C L EECS 47 Lecture 3: Filters 5 H.K. ge 33 Second Order Integrtor Bsed Filter Filter Mgnitude esponse B Mgnitude (db) 5 5 sτ sτ H in L. Normlized Frequency [Hz] EECS 47 Lecture 3: Filters 5 H.K. ge 34

18 B τs in ττ βτ s L in ττ βτ s H ττ s in ττ βτ s τ C τ L β ω ττ LC Q β Second Order Integrtor Bsed Filter B sτ sτ H L τ τ in Frommtchingpointofviewdesirble: τ τ Q EECS 47 Lecture 3: Filters 5 H.K. ge 35 Second Order Bndpss Filter Noise n vo m Find trnsfer function of ech noise source to the output Integrte contribution of ll noise sources Here it is ssumed tht opmps re noise free (not usully the cse!) vn vn 4KTdf H m(f) S(f)df i B v n sτ sτ v n in vo kt Q C α Typiclly, α increses s filter order increses Note the noise power is directly proportion to Q EECS 47 Lecture 3: Filters 5 H.K. ge 36

19 Second Order Integrtor Bsed Filter Biqud By combining outputs cn generte generl biqud function: ττ s τs 3 in ττ s βτs 3 B jω splne sτ sτ σ H in L EECS 47 Lecture 3: Filters 5 H.K. ge 37 Summry Integrtor Bsed Monolithic Filters Signl flowgrph techniques utilized to convert LC networks to integrtor bsed ctive filters Ech rective element (L& C) replced by n integrtor Fundmentl noise limittion determined by integrting cpcitor: For lowpss filter: Bndpss filter: vo vo kt α C kt α Q C where α is function of filter order nd topology EECS 47 Lecture 3: Filters 5 H.K. ge 38

20 Higher Order Filters How do we build higher order filters? Cscde of biquds nd st order sections Ech complex conjugte pole built with biqud nd rel pole with st order section Esy to implement In the cse of high order high Q filters highly sensitive to component vritions Direct conversion of high order ldder type LC filters SFG techniques used to perform exct conversion of ldder type filters to integrtor bsed filters More complicted conversion process Much less sensitive to component vritions compred to cscde of biquds EECS 47 Lecture 3: Filters 5 H.K. ge 39 Higher Order Filters Cscde of Biquds Exmple: LF filter for CDMA bsebnd receiver LF with fpss 65 khz pss. db fstop 75 khz stop 45 db Assumption: Cn compenste for phse distortion in the digitl domin 7th order Elliptic Filter Implementtion with Biquds Gol: Mximize dynmic rnge ir poles nd zeros highest Q poles with closest zeros is good strting point, but not necessrily optimum Ordering: Lowest Q poles first is good strt EECS 47 Lecture 3: Filters 5 H.K. ge 4

21 Filter Frequency esponse Bode Digrm hse (deg) Mgnitude (db) kHz MHz Frequency [Hz] 3MHz Mg. (db). EECS 47 Lecture 3: Filters 5 H.K. ge 4 olezero Mp Img Axis X slne olezero Mp.5.5 el Axis x 7 Q pole f pole [khz] f zero [khz] EECS 47 Lecture 3: Filters 5 H.K. ge 4

22 Biqud esponse.5 LF Biqud Biqud Biqud EECS 47 Lecture 3: Filters 5 H.K. ge 43 Biqud esponse Bode Mgnitude Digrm Mgnitude (db) 3 4 LF Biqud Biqud 3 Biqud Frequency [Hz] EECS 47 Lecture 3: Filters 5 H.K. ge 44

23 Mgnitude (db) Mgnitude (db) khz Intermedite Outputs LF Mgnitude (db) Mgnitude (db) LF Biqud LF Biquds,3 LF Biquds,3,4 Biquds,, 3, & khz MHz 6 MHz khz khz MHz MHz Frequency [Hz] Frequency [Hz] EECS 47 Lecture 3: Filters 5 H.K. ge 45 Sensitivity Component vrition in Biqud 4 (highest Q pole): Increse w p4 by % Decrese w z4 by %.db Mgnitude (db) 3 3dB 4 5 khz 6kHz Frequency [Hz] MHz High Q poles High sensitivity in Biqud reliztions EECS 47 Lecture 3: Filters 5 H.K. ge 46

24 High Q & High Order Filters Cscde of biquds Highly sensitive to component vritions not suitble for implementtion of high Q & high order filters Cscde of biquds only used in cses where required Q for ll biquds <4 (e.g. filters for disk drives) LC ldder filters more pproprite for high Q & high order filters (next topic) Less sensitive to component vritions EECS 47 Lecture 3: Filters 5 H.K. ge 47 Ldder Type Filters For simplicity, will strt with ll pole ldder type filters Convert to integrtor bsed form Exmple shown Then will ttend to high order ldder type filters incorporting zeros Implement the sme 7 th order elliptic filter in the form of ldder type Find level of sensitivity to component vritions Compre with cscde of biquds Convert to integrtor bsed form utilizing SFG techniques Exmple shown EECS 47 Lecture 3: Filters 5 H.K. ge 48

25 LC Ldder Filters in s C L C3 L4 C5 L Mde of resistors, inductors, nd cpcitors Doubly terminted or singly terminted (with or w/o L ) Doubly terminted LC ldder filters Lowest sensitivity to component vritions EECS 47 Lecture 3: Filters 5 H.K. ge 49 LC Ldder Filters in s C L C3 L4 C5 L Design: CAD tools Mtlb Spice Filter tbles A. Zverev, Hndbook of filter synthesis, Wiley, 967. A. B. Willims nd F. J. Tylor, Electronic filter design, 3 rd edition, McGrwHill, 995. EECS 47 Lecture 3: Filters 5 H.K. ge 5

26 LC Ldder Filter Design Exmple Design LF with mximlly flt pssbnd: f3db MHz, fstop MHz s >7dB Mximlly flt pssbnd Butterworth Determine minimum filter order : Use of Mtlb or Tbles Here tbles used fstop / f3db s >7dB 3dB Stopbnd Attenution db Minimum Filter Order 5th order Butterworth Νοrmlized w From: Willims nd Tylor, p. 37 EECS 47 Lecture 3: Filters 5 H.K. ge 5 LC Ldder Filter Design Exmple Find vlues for L & C from Tble: Note L &C vlues normlized to w 3dB Denormliztion: Multiply ll L Norm, C Norm by: L r /w 3dB C r /(Xw 3dB ) is the vlue of the source nd termintion resistor (choose both Ω for now) Then: L L r xl Norm C C r xc Norm From: Willims nd Tylor, p..3 EECS 47 Lecture 3: Filters 5 H.K. ge 5

27 LC Ldder Filter Design Exmple Find vlues for L & C from Tble: Normlized vlues: C Norm C5 Norm.68 C3 Norm. L Norm L4 Norm.68 Denormliztion: Since w 3dB πxmhz L r /w 3dB 5.9 nh C r /(Xw 3dB ) 5.9 nf CC59.836nF, C33.83nF LL45.75nH From: Willims nd Tylor, p..3 EECS 47 Lecture 3: Filters 5 H.K. ge 53 Mgnitude esponse Simultion in sohm L5.75nH C 9.836nF L45.75nH C3 3.83nF C nF LOhm 5 SICE simultion esults 6 db pssbnd ttenution due to double termintion Mgnitude (db) 3 4 3dB 5 3 Frequency [MHz] EECS 47 Lecture 3: Filters 5 H.K. ge 54

28 LC Ldder Filter Conversion to Integrtor Bsed Active Filter in s I L I3 L4 I 5 C C3 C5 I I4 I 6 I 7 L Use KCL & KL to derive equtions: I in,, 3 sc 4 I I 4 6 4, 5 4 6, 6 o 6 sc 3 sc 5 3 I, I I I 3, I s 3 sl 5 6 I 4 I 3 I 5, I 5, I 6 I 5 I 7, I7 sl4 L EECS 47 Lecture 3: Filters 5 H.K. ge 55 in I s sc I LC Ldder Filter Signl Flowgrph I in,, 3 sc 4 I 4 I,, o 6 sc 3 sc 5 3 I, I I I 3, I3 s sl 5 6 I 4 I 3 I 5, I 5, I 6 I 5 I 7, I7 sl4 L sl sc3 sl4 sc5 I3 I4 I 5 I 6 I 7 SFG EECS 47 Lecture 3: Filters 5 H.K. ge 56 o L

29 LC Ldder Filter Signl Flowgrph in s I L I3 L4 I 5 C C3 C5 I I4 I 6 I 7 L in I s sc I sl sc3 sl4 sc5 o I3 I4 I 5 I 6 I 7 SFG L EECS 47 Lecture 3: Filters 5 H.K. ge 57 in I s sc I LC Ldder Filter Normlize sl sc3 sl4 sc5 o I 3 I4 I 5 I 6 I 7 L in s sc sc sl 3 sl sc o 7 L EECS 47 Lecture 3: Filters 5 H.K. ge 58

30 in s LC Ldder Filter Synthesize sc sc sl 3 sl sc o 7 L in s sτ sτ sτ 3 sτ 4 sτ 5 L EECS 47 Lecture 3: Filters 5 H.K. ge 59 in s LC Ldder Filter Integrtor Bsed Implementtion sτ sτ sτ 3 sτ 4 sτ 5 L L L4 C., C., C., C., C τ τ τ τ τ Building Block: C Integrtor sc EECS 47 Lecture 3: Filters 5 H.K. ge 6

31 Negtive esistors o o o EECS 47 Lecture 3: Filters 5 H.K. ge 6 Synthesize EECS 47 Lecture 3: Filters 5 H.K. ge 6

32 Frequency esponse EECS 47 Lecture 3: Filters 5 H.K. ge 63 Scle Node oltges Scle by fctor s EECS 47 Lecture 3: Filters 5 H.K. ge 64

33 Noise Totl noise:.4 µ rms (noiseless opmps) Tht s excellent, but the cpcitors re very lrge (nd the resistors smll). Not possible to integrte. Suppose our ppliction llows higher noise in the order of 4 µ rms EECS 47 Lecture 3: Filters 5 H.K. ge 65 Scle to Meet Noise Trget Scle cpcitors nd resistors to meet noise objective s 4 Noise: 4 µ rms (noiseless opmps) EECS 47 Lecture 3: Filters 5 H.K. ge 66

34 Completed Design EECS 47 Lecture 3: Filters 5 H.K. ge 67 Sensitivity C mde (rbitrrily) 5% (!) lrger thn its nominl vlue.5 db error t bnd edge 3.5 db error in stopbnd Looks like very low sensitivity EECS 47 Lecture 3: Filters 5 H.K. ge 68

Correction & Clarification From Last Lecture (2)

Correction & Clarification From Last Lecture (2) EE47 Lecture 3 Active Filters Active iquds Sllen Key & TowThoms Integrtorsed filters Signl flowgrph concept First order integrtorsed filter Second order integrtorsed filter & iquds High order & high Q

More information

Summary of Last Lecture

Summary of Last Lecture EE47 Lecture 3 Lst lecture s summry Active Filters Active iquds Sllen Key & TowThoms Integrtor sed filters Signl flowgrph concept First order integrtor sed filter Second order integrtor sed filter & iquds

More information

EE247 Lecture 5. Frequency tuning for continuous-time filters. EECS 247 Lecture 5: Filters 2004 H.K. Page 1. Summary Last Lecture

EE247 Lecture 5. Frequency tuning for continuous-time filters. EECS 247 Lecture 5: Filters 2004 H.K. Page 1. Summary Last Lecture Summry lst lecture EE247 ecture 5 ontinuoustime filters Fcts bout monolithic Rs & s nd its effect on integrted filter chrcteristics Opmp MOSFET filters Opmp MOSFETR filters Gm filters Frequency tuning

More information

Experiment 3: Non-Ideal Operational Amplifiers

Experiment 3: Non-Ideal Operational Amplifiers Experiment 3: Non-Idel Opertionl Amplifiers Fll 2009 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output

More information

(CATALYST GROUP) B"sic Electric"l Engineering

(CATALYST GROUP) Bsic Electricl Engineering (CATALYST GROUP) B"sic Electric"l Engineering 1. Kirchhoff s current l"w st"tes th"t (") net current flow "t the junction is positive (b) Hebr"ic sum of the currents meeting "t the junction is zero (c)

More information

Experiment 3: Non-Ideal Operational Amplifiers

Experiment 3: Non-Ideal Operational Amplifiers Experiment 3: Non-Idel Opertionl Amplifiers 9/11/06 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output

More information

DESIGN OF CONTINUOUS LAG COMPENSATORS

DESIGN OF CONTINUOUS LAG COMPENSATORS DESIGN OF CONTINUOUS LAG COMPENSATORS J. Pulusová, L. Körösi, M. Dúbrvská Institute of Robotics nd Cybernetics, Slovk University of Technology, Fculty of Electricl Engineering nd Informtion Technology

More information

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olid-stte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers.

More information

Synchronous Machine Parameter Measurement

Synchronous Machine Parameter Measurement Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions

More information

Design And Implementation Of Luo Converter For Electric Vehicle Applications

Design And Implementation Of Luo Converter For Electric Vehicle Applications Design And Implementtion Of Luo Converter For Electric Vehicle Applictions A.Mnikndn #1, N.Vdivel #2 ME (Power Electronics nd Drives) Deprtment of Electricl nd Electronics Engineering Sri Shkthi Institute

More information

EET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine

EET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine EE 438 Automtic Control Systems echnology bortory 5 Control of Seprtely Excited DC Mchine Objective: Apply proportionl controller to n electromechnicl system nd observe the effects tht feedbck control

More information

Application Note. Differential Amplifier

Application Note. Differential Amplifier Appliction Note AN367 Differentil Amplifier Author: Dve n Ess Associted Project: Yes Associted Prt Fmily: CY8C9x66, CY8C7x43, CY8C4x3A PSoC Designer ersion: 4. SP3 Abstrct For mny sensing pplictions, desirble

More information

CHAPTER 2 LITERATURE STUDY

CHAPTER 2 LITERATURE STUDY CHAPTER LITERATURE STUDY. Introduction Multipliction involves two bsic opertions: the genertion of the prtil products nd their ccumultion. Therefore, there re two possible wys to speed up the multipliction:

More information

Synchronous Machine Parameter Measurement

Synchronous Machine Parameter Measurement Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions

More information

Synchronous Generator Line Synchronization

Synchronous Generator Line Synchronization Synchronous Genertor Line Synchroniztion 1 Synchronous Genertor Line Synchroniztion Introduction One issue in power genertion is synchronous genertor strting. Typiclly, synchronous genertor is connected

More information

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates Bsic Logic Gtes : Computer Architecture I Boolen Algebr Instructor: Prof. Bhgi Nrhri Dept. of Computer Science Course URL: www.ses.gwu.edu/~bhgiweb/cs35/ Digitl Logic Circuits We sw how we cn build the

More information

EE Controls Lab #2: Implementing State-Transition Logic on a PLC

EE Controls Lab #2: Implementing State-Transition Logic on a PLC Objective: EE 44 - Controls Lb #2: Implementing Stte-rnsition Logic on PLC ssuming tht speed is not of essence, PLC's cn be used to implement stte trnsition logic. he dvntge of using PLC over using hrdwre

More information

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR): SPH4UW Kirchhoff s ules Kirchhoff s oltge ule (K): Sum of voltge drops round loop is zero. Kirchhoff s Lws Kirchhoff s Current ule (KC): Current going in equls current coming out. Kirchhoff s ules etween

More information

Understanding Basic Analog Ideal Op Amps

Understanding Basic Analog Ideal Op Amps Appliction Report SLAA068A - April 2000 Understnding Bsic Anlog Idel Op Amps Ron Mncini Mixed Signl Products ABSTRACT This ppliction report develops the equtions for the idel opertionl mplifier (op mp).

More information

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC User Mnul ntelligent nstlltion Systems A B 1 2 3 4 5 6 7 8 30 ma 30 ma n = AC Un = 230 V AC 30 ma 9 10 11 12 C ABB STOTZ-KONTAKT Appliction Softwre Current Vlue Threshold/1 Contents Pge 1 Device Chrcteristics...

More information

Three-Phase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator)

Three-Phase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator) Three-Phse Synchronous Mchines The synchronous mchine cn be used to operte s: 1. Synchronous motors 2. Synchronous genertors (Alterntor) Synchronous genertor is lso referred to s lterntor since it genertes

More information

Simulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability

Simulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability Interntionl Journl of cience, Engineering nd Technology Reserch (IJETR), olume 4, Issue 1, October 15 imultion of Trnsformer Bsed Z-ource Inverter to Obtin High oltge Boost Ability A.hnmugpriy 1, M.Ishwry

More information

Mixed CMOS PTL Adders

Mixed CMOS PTL Adders Anis do XXVI Congresso d SBC WCOMPA l I Workshop de Computção e Aplicções 14 20 de julho de 2006 Cmpo Grnde, MS Mixed CMOS PTL Adders Déor Mott, Reginldo d N. Tvres Engenhri em Sistems Digitis Universidde

More information

2 nd Order Transfer Functions

2 nd Order Transfer Functions nd Order Trnfer Function Imgry xi zeroe Tow-Thom Biqud Exmple EECS 47 Lecture 3: Second Order Trnfer Function B. Boer Imgry Axi Zero Shrpen trnition nd notch out terference High-p filter (HF) Bnd-reject

More information

Passive and Active DC Breakers in the Three Gorges-Changzhou HVDC Project

Passive and Active DC Breakers in the Three Gorges-Changzhou HVDC Project Pssive nd Active DC Brekers in the Three Gorges-Chngzhou HVDC Project Dg Andersson, Dr, nd Anders Henriksson, B.Sc.E.E, ABB, Sweden explined below) re Abstrct--A new type of DC breker, bsed on stndrd SF

More information

Module 9. DC Machines. Version 2 EE IIT, Kharagpur

Module 9. DC Machines. Version 2 EE IIT, Kharagpur Module 9 DC Mchines Version EE IIT, Khrgpur esson 40 osses, Efficiency nd Testing of D.C. Mchines Version EE IIT, Khrgpur Contents 40 osses, efficiency nd testing of D.C. mchines (esson-40) 4 40.1 Gols

More information

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter Journl of Electrotechnology, Electricl Engineering nd Mngement (2017) Vol. 1, Number 1 Clusius Scientific Press, Cnd Fuzzy Logic Controller for Three Phse PWM AC-DC Converter Min Muhmmd Kml1,, Husn Ali2,b

More information

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week Announcements Homework #1 due Mondy t 6pm White drop ox in Student Lounge on the second floor of Cory Tuesdy ls cncelled next week Attend your other l slot Books on reserve in Bechtel Hmley, 2 nd nd 3

More information

Lecture 20. Intro to line integrals. Dan Nichols MATH 233, Spring 2018 University of Massachusetts.

Lecture 20. Intro to line integrals. Dan Nichols MATH 233, Spring 2018 University of Massachusetts. Lecture 2 Intro to line integrls Dn Nichols nichols@mth.umss.edu MATH 233, Spring 218 University of Msschusetts April 12, 218 (2) onservtive vector fields We wnt to determine if F P (x, y), Q(x, y) is

More information

Lab 8. Speed Control of a D.C. motor. The Motor Drive

Lab 8. Speed Control of a D.C. motor. The Motor Drive Lb 8. Speed Control of D.C. motor The Motor Drive Motor Speed Control Project 1. Generte PWM wveform 2. Amplify the wveform to drive the motor 3. Mesure motor speed 4. Mesure motor prmeters 5. Control

More information

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES Romn V. Tyshchuk Informtion Systems Deprtment, AMI corportion, Donetsk, Ukrine E-mil: rt_science@hotmil.com 1 INTRODUCTION During the considertion

More information

High Speed On-Chip Interconnects: Trade offs in Passive Termination

High Speed On-Chip Interconnects: Trade offs in Passive Termination High Speed On-Chip Interconnects: Trde offs in Pssive Termintion Rj Prihr University of Rochester, NY, USA prihr@ece.rochester.edu Abstrct In this pper, severl pssive termintion schemes for high speed

More information

Engineering: Elec 3509 Electronics II Instructor: Prof. Calvin Plett,

Engineering: Elec 3509 Electronics II Instructor: Prof. Calvin Plett, Engineering: Elec 3509 Electronics II Instructor: Prof. Clvin Plett, emil cp@doe.crleton.c Objective: To study the principles, design nd nlysis of nlog electronic circuits. Description: In this course,

More information

Compared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator.

Compared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator. Compred to genertors DC MOTORS Prepred by Engr. JP Timol Reference: Electricl nd Electronic Principles nd Technology The construction of d.c. motor is the sme s d.c. genertor. the generted e.m.f. is less

More information

Passive and Active Hybrid Integrated EMI Filters

Passive and Active Hybrid Integrated EMI Filters Pssive nd Active Hybrid Integrted EMI Filters J. Biel, A. Wirthmueller, R. Wespe, M.. Heldwein, J. W. Kolr Power Electronic Systems bortory Swiss Federl Institute of Technology Zurich, Switzerlnd Emil:

More information

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION Exercise 1-1 The Sine Wve EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the notion of sine wve nd how it cn be expressed s phsor rotting round the center of circle. You

More information

The Discussion of this exercise covers the following points:

The Discussion of this exercise covers the following points: Exercise 4 Bttery Chrging Methods EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the different chrging methods nd chrge-control techniques commonly used when chrging Ni-MI

More information

TIME: 1 hour 30 minutes

TIME: 1 hour 30 minutes UNIVERSITY OF AKRON DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 4400: 34 INTRODUCTION TO COMMUNICATION SYSTEMS - Spring 07 SAMPLE FINAL EXAM TIME: hour 30 minutes INSTRUCTIONS: () Write your nme

More information

Experiment 3: The research of Thevenin theorem

Experiment 3: The research of Thevenin theorem Experiment 3: The reserch of Thevenin theorem 1. Purpose ) Vlidte Thevenin theorem; ) Mster the methods to mesure the equivlent prmeters of liner twoterminl ctive. c) Study the conditions of the mximum

More information

A Simple Approach to Control the Time-constant of Microwave Integrators

A Simple Approach to Control the Time-constant of Microwave Integrators 5 VOL., NO.3, MA, A Simple Approch to Control the Time-constnt of Microwve Integrtors Dhrmendr K. Updhyy* nd Rkesh K. Singh NSIT, Division of Electronics & Communiction Engineering New Delhi-78, In Tel:

More information

University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009

University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009 Problem 1: Using DC Mchine University o North Crolin-Chrlotte Deprtment o Electricl nd Computer Engineering ECGR 4143/5195 Electricl Mchinery Fll 2009 Problem Set 4 Due: Thursdy October 8 Suggested Reding:

More information

Lecture 16: Four Quadrant operation of DC Drive (or) TYPE E Four Quadrant chopper Fed Drive: Operation

Lecture 16: Four Quadrant operation of DC Drive (or) TYPE E Four Quadrant chopper Fed Drive: Operation Lecture 16: Four Qudrnt opertion of DC Drive (or) TYPE E Four Qudrnt chopper Fed Drive: Opertion The rmture current I is either positive or negtive (flow in to or wy from rmture) the rmture voltge is lso

More information

Dataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)

Dataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1) The slides contin revisited mterils from: Peter Mrwedel, TU Dortmund Lothr Thiele, ETH Zurich Frnk Vhid, University of liforni, Riverside Dtflow Lnguge Model Drsticlly different wy of looking t computtion:

More information

Section 17.2: Line Integrals. 1 Objectives. 2 Assignments. 3 Maple Commands. 1. Compute line integrals in IR 2 and IR Read Section 17.

Section 17.2: Line Integrals. 1 Objectives. 2 Assignments. 3 Maple Commands. 1. Compute line integrals in IR 2 and IR Read Section 17. Section 7.: Line Integrls Objectives. ompute line integrls in IR nd IR 3. Assignments. Red Section 7.. Problems:,5,9,,3,7,,4 3. hllenge: 6,3,37 4. Red Section 7.3 3 Mple ommnds Mple cn ctully evlute line

More information

Vector Calculus. 1 Line Integrals

Vector Calculus. 1 Line Integrals Vector lculus 1 Line Integrls Mss problem. Find the mss M of very thin wire whose liner density function (the mss per unit length) is known. We model the wire by smooth curve between two points P nd Q

More information

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design ECE 27 Digitl Logic Shifters, Comprtors, Counters, Multipliers Digitl Design..7 Digitl Design Chpter : Slides to ccompny the textbook Digitl Design, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers,

More information

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad Hll Ticket No Question Pper Code: AEC009 INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigl, Hyderd - 500 043 MODEL QUESTION PAPER Four Yer B.Tech V Semester End Exmintions, Novemer - 2018 Regultions:

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-297 Technicl notes on using Anlog Devices DSPs, processors nd development tools Visit our Web resources http://www.nlog.com/ee-notes nd http://www.nlog.com/processors or e-mil

More information

Analog computation of wavelet transform coefficients in real-time Moreira-Tamayo, O.; Pineda de Gyvez, J.

Analog computation of wavelet transform coefficients in real-time Moreira-Tamayo, O.; Pineda de Gyvez, J. Anlog computtion of wvelet trnsform coefficients in rel-time Moreir-Tmyo, O.; Pined de Gyvez, J. Published in: IEEE Trnsctions on Circuits nd Systems. I, Fundmentl Theory nd Applictions DOI: 0.09/8.558443

More information

Modeling of Conduction and Switching Losses in Three-Phase Asymmetric Multi-Level Cascaded Inverter

Modeling of Conduction and Switching Losses in Three-Phase Asymmetric Multi-Level Cascaded Inverter Proceedings of the 5th WEA nt. onf. on Power ystems nd Electromgnetic omptibility, orfu, Greece, August 23-25, 2005 (pp176-181) Modeling of onduction nd witching Losses in Three-Phse Asymmetric Multi-Level

More information

REVIEW QUESTIONS. Figure For Review Question Figure For Review Question Figure For Review Question 10.2.

REVIEW QUESTIONS. Figure For Review Question Figure For Review Question Figure For Review Question 10.2. HAPTE 0 Sinusoidl Stedy-Stte Anlysis 42 EVIEW QUESTIONS 0. The voltge cross the cpcitor in Fig. 0.43 is: () 5 0 V () 7.07 45 V (c) 7.07 45 V (d) 5 45 V Ω 0.5 efer to the circuit in Fig. 0.47 nd oserve

More information

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM A ovel Bck EMF Zero Crossing Detection of Brushless DC Motor Bsed on PWM Zhu Bo-peng Wei Hi-feng School of Electricl nd Informtion, Jingsu niversity of Science nd Technology, Zhenjing 1003 Chin) Abstrct:

More information

Novel Dragon Shape UHF RFID Tag Antenna

Novel Dragon Shape UHF RFID Tag Antenna Interntionl Journl of Electronics Engineering, 4 (), 0, pp. 3 9 Serils Publictions, ISSN : 0973-7383 Novel Drgon Shpe UHF RFID Tg Antenn T.G. Abo-Elng, E.A.F. Abdllh, H. El-Hennwy 3, Microstrip Dept.,

More information

& Y Connected resistors, Light emitting diode.

& Y Connected resistors, Light emitting diode. & Y Connected resistors, Light emitting diode. Experiment # 02 Ojectives: To get some hndson experience with the physicl instruments. To investigte the equivlent resistors, nd Y connected resistors, nd

More information

Example. Check that the Jacobian of the transformation to spherical coordinates is

Example. Check that the Jacobian of the transformation to spherical coordinates is lss, given on Feb 3, 2, for Mth 3, Winter 2 Recll tht the fctor which ppers in chnge of vrible formul when integrting is the Jcobin, which is the determinnt of mtrix of first order prtil derivtives. Exmple.

More information

THE present trends in the development of integrated circuits

THE present trends in the development of integrated circuits On-chip Prmetric Test of -2 Ldder Digitl-to-Anlog Converter nd Its Efficiency Dniel Arbet, Vier Stopjková, Jurj Brenkuš, nd Gábor Gyepes Abstrct This pper dels with the investigtion of the fult detection

More information

Products no longer available

Products no longer available echnicl dt sheet otry ctutor F2-P(-O) ultifunctionl rotry ctutor with emergency control for 2 nd 3 wy control bll vlve orque Nm Nominl voltge C/DC 2 V Control: odulting DC... V or vrible Position feedbck

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-236 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our

More information

Control and Implementation of a New Modular Matrix Converter

Control and Implementation of a New Modular Matrix Converter 1 ontrol nd Implementtion of New Modulr Mtrix onverter S. ngkititrkul nd R. W. Erickson olordo Power Electronics enter University of olordo, oulder oulder, O 839425, US ngkitis@colordo.edu bstrct Implementtion

More information

5 I. T cu2. T use in modem computing systems, it is desirable to. A Comparison of Half-Bridge Resonant Converter Topologies

5 I. T cu2. T use in modem computing systems, it is desirable to. A Comparison of Half-Bridge Resonant Converter Topologies 74 EEE TRANSACTONS ON POER ELECTRONCS, VOL. 3, NO. 2, APRL 988 A Comprison of Hlf-Bridge Resonnt Converter Topologies Abstrct-The hlf-bridge series-resonnt, prllel-resonnt, nd combintion series-prllel

More information

Substrate Integrated Evanescent Filters Employing Coaxial Stubs

Substrate Integrated Evanescent Filters Employing Coaxial Stubs Downloded from orbit.dtu.dk on: Jul 21, 2018 Substrte Integrted Evnescent Filters Employing Coxil Stubs Zhurbenko, Vitliy Published in: Progress in Electromgnetics Reserch C Publiction dte: 2015 Document

More information

Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication

Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication 1 Threshold Logic Computing: Memristive-CMOS Circuits for Fst Fourier Trnsform nd edic Multipliction Alex Pppchen Jmes, Dinesh S. Kumr, nd Arun Ajyn Abstrct Brin inspired circuits cn provide n lterntive

More information

Robustness Analysis of Pulse Width Modulation Control of Motor Speed

Robustness Analysis of Pulse Width Modulation Control of Motor Speed Proceedings of the World Congress on Engineering nd Computer Science 2007 WCECS 2007, October 24-26, 2007, Sn Frncisco, USA obustness Anlysis of Pulse Width Modultion Control of Motor Speed Wei Zhn Abstrct

More information

The computer simulation of communication for PLC systems

The computer simulation of communication for PLC systems The computer simultion of communiction for PLC systems Jiri Misurec Milos Orgon Dept. of Telecommunictions Fculty of Electricl Engineering nd Communiction Brno University of Technology Purkynov 8 6 00

More information

Section 2.2 PWM converter driven DC motor drives

Section 2.2 PWM converter driven DC motor drives Section 2.2 PWM converter driven DC motor drives 2.2.1 Introduction Controlled power supply for electric drives re obtined mostly by converting the mins AC supply. Power electronic converter circuits employing

More information

MEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR

MEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR Electricity Electronics Bipolr Trnsistors MEASURE THE HARATERISTI URVES RELEVANT TO AN NPN TRANSISTOR Mesure the input chrcteristic, i.e. the bse current IB s function of the bse emitter voltge UBE. Mesure

More information

Determine currents I 1 to I 3 in the circuit of Fig. P2.14. Solution: For the loop containing the 18-V source, I 1 = 0.

Determine currents I 1 to I 3 in the circuit of Fig. P2.14. Solution: For the loop containing the 18-V source, I 1 = 0. Prolem.14 Determine currents 1 to 3 in the circuit of Fig. P.14. 1 A 18 V Ω 3 A 1 8 Ω 1 Ω 7 Ω 4 Ω 3 Figure P.14: Circuit for Prolem.14. For the loop contining the 18-V source, Hence, 1 = 1.5 A. KCL t node

More information

Regular languages can be expressed as regular expressions.

Regular languages can be expressed as regular expressions. Regulr lnguges cn e expressed s regulr expressions. A generl nondeterministic finite utomton (GNFA) is kind of NFA such tht: There is unique strt stte nd is unique ccept stte. Every pir of nodes re connected

More information

ISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5

ISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5 21.5 A 1.1GHz Chrge-Recovery Logic Visvesh Sthe, Jung-Ying Chueh, Mrios Ppefthymiou University of Michign, Ann Aror, MI Boost Logic is chrge-recovery circuit fmily cple of operting t GHz-clss frequencies

More information

(1) Non-linear system

(1) Non-linear system Liner vs. non-liner systems in impednce mesurements I INTRODUCTION Electrochemicl Impednce Spectroscopy (EIS) is n interesting tool devoted to the study of liner systems. However, electrochemicl systems

More information

EE247 - Lecture 2 Filters. EECS 247 Lecture 2: Filters 2005 H.K. Page 1. Administrative. Office hours for H.K. changed to:

EE247 - Lecture 2 Filters. EECS 247 Lecture 2: Filters 2005 H.K. Page 1. Administrative. Office hours for H.K. changed to: EE247 - Lecture 2 Filters Material covered today: Nomenclature Filter specifications Quality factor Frequency characteristics Group delay Filter types Butterworth Chebyshev I Chebyshev II Elliptic Bessel

More information

Radar Altimeter TRANS / REC ( RADAR) APN-117? Made by STC (UK) in 1966

Radar Altimeter TRANS / REC ( RADAR) APN-117? Made by STC (UK) in 1966 dr ltimeter / ( ) 5826 99 954 2879 117? de by () in 1966 everse engineered 1 july 2014 ht is it his rdr trnsmitter/receiver is distnce meter or ltimeter, bsed on the principle. I don't hve n instrument

More information

Geometric quantities for polar curves

Geometric quantities for polar curves Roerto s Notes on Integrl Clculus Chpter 5: Bsic pplictions of integrtion Section 10 Geometric quntities for polr curves Wht you need to know lredy: How to use integrls to compute res nd lengths of regions

More information

ARC DISCHARGE AND EROSION BEHAVIOR OF SILVER ELECTRIC CONTACTS BETWEEN STATIC GAP

ARC DISCHARGE AND EROSION BEHAVIOR OF SILVER ELECTRIC CONTACTS BETWEEN STATIC GAP ARC DISCHARGE AND EROSION BEHAVIOR OF SILVER ELECTRIC CONTACTS BETWEEN STATIC GAP Chung, H-H. 1 Lee, R-T. 2. Chiou, Y-C. 2 1 Deprtment of Automtion Engineering Ko-Yun Institute of Technology 2 Deprtment

More information

Alternating-Current Circuits

Alternating-Current Circuits chpter 33 Alternting-Current Circuits 33.1 AC Sources 33.2 esistors in n AC Circuit 33.3 Inductors in n AC Circuit 33.4 Cpcitors in n AC Circuit 33.5 The LC Series Circuit 33.6 Power in n AC Circuit 33.7

More information

Three-Phase NPC Inverter Using Three-Phase Coupled Inductor

Three-Phase NPC Inverter Using Three-Phase Coupled Inductor ThreePhse NPC Inverter Using ThreePhse Coupled Inductor Romeu Husmnn 1, Rodrigo d Silv 2 nd Ivo Brbi 2 1 Deprtment of Electricl nd Telecommuniction Engineering, University of Blumenu FURB Blumenu SC Brzil,

More information

Section 16.3 Double Integrals over General Regions

Section 16.3 Double Integrals over General Regions Section 6.3 Double Integrls over Generl egions Not ever region is rectngle In the lst two sections we considered the problem of integrting function of two vribles over rectngle. This sitution however is

More information

Ultra Low Cost ACCELEROMETER

Ultra Low Cost ACCELEROMETER Chip Scle Pckged Fully Integrted Therml Accelerometer MXC622xXC Rev,A 8/19/2011 Pge 1 of 13 Fetures Generl Description Fully Integrted Therml Accelerometer X/Y Axis, 8 bit, Accelertion A/D Output (± 2g)

More information

Nevery electronic device, since all the semiconductor

Nevery electronic device, since all the semiconductor Proceedings of Interntionl Joint Conference on Neurl Networks, Orlndo, Florid, USA, August 12-17, 2007 A Self-tuning for Rel-time Voltge Regultion Weiming Li, Xio-Hu Yu Abstrct In this reserch, self-tuning

More information

Electronic Circuits I - Tutorial 03 Diode Applications I

Electronic Circuits I - Tutorial 03 Diode Applications I Electronic Circuits I - Tutoril 03 Diode Applictions I -1 / 9 - T & F # Question 1 A diode cn conduct current in two directions with equl ese. F 2 When reverse-bised, diode idelly ppers s short. F 3 A

More information

Direct AC Generation from Solar Cell Arrays

Direct AC Generation from Solar Cell Arrays Missouri University of Science nd Technology Scholrs' Mine UMR-MEC Conference 1975 Direct AC Genertion from Solr Cell Arrys Fernndo L. Alvrdo Follow this nd dditionl works t: http://scholrsmine.mst.edu/umr-mec

More information

Ultra Low Cost ACCELEROMETER

Ultra Low Cost ACCELEROMETER Chip Scle Pckged Digitl Therml Orienttion Sensing Accelerometer MXC6226XC Document Version D Pge 1 of 13 Fetures Generl Description Fully Integrted Therml Accelerometer X/Y Axis, 8 bit, Accelertion A/D

More information

EE247 Lecture 2. Butterworth Chebyshev I Chebyshev II Elliptic Bessel Group delay comparison example. EECS 247 Lecture 2: Filters

EE247 Lecture 2. Butterworth Chebyshev I Chebyshev II Elliptic Bessel Group delay comparison example. EECS 247 Lecture 2: Filters EE247 Lecture 2 Material covered today: Nomenclature Filter specifications Quality factor Frequency characteristics Group delay Filter types Butterworth Chebyshev I Chebyshev II Elliptic Bessel Group delay

More information

First Round Solutions Grades 4, 5, and 6

First Round Solutions Grades 4, 5, and 6 First Round Solutions Grdes 4, 5, nd 1) There re four bsic rectngles not mde up of smller ones There re three more rectngles mde up of two smller ones ech, two rectngles mde up of three smller ones ech,

More information

Study Guide # Vectors in R 2 and R 3. (a) v = a, b, c = a i + b j + c k; vector addition and subtraction geometrically using parallelograms

Study Guide # Vectors in R 2 and R 3. (a) v = a, b, c = a i + b j + c k; vector addition and subtraction geometrically using parallelograms Study Guide # 1 MA 26100 - Fll 2018 1. Vectors in R 2 nd R 3 () v =, b, c = i + b j + c k; vector ddition nd subtrction geometriclly using prllelogrms spnned by u nd v; length or mgnitude of v =, b, c,

More information

Exponential-Hyperbolic Model for Actual Operating Conditions of Three Phase Arc Furnaces

Exponential-Hyperbolic Model for Actual Operating Conditions of Three Phase Arc Furnaces Americn Journl of Applied Sciences 6 (8): 1539-1547, 2009 ISSN 1546-9239 2009 Science Publictions Exponentil-Hyperbolic Model for Actul Operting Conditions of Three Phse Arc Furnces 1 Mhdi Bnejd, 2 Rhmt-Allh

More information

10.4 AREAS AND LENGTHS IN POLAR COORDINATES

10.4 AREAS AND LENGTHS IN POLAR COORDINATES 65 CHAPTER PARAMETRIC EQUATINS AND PLAR CRDINATES.4 AREAS AND LENGTHS IN PLAR CRDINATES In this section we develop the formul for the re of region whose oundry is given y polr eqution. We need to use the

More information

CHARACTERISTICS OF THE GPS SIGNAL SCINTILLATIONS DURING IONOSPHERIC IRREGULARITIES AND THEIR EFFECTS OVER THE GPS SYSTEM

CHARACTERISTICS OF THE GPS SIGNAL SCINTILLATIONS DURING IONOSPHERIC IRREGULARITIES AND THEIR EFFECTS OVER THE GPS SYSTEM CHRCTERISTICS OF THE GPS SIGNL SCINTILLTIONS DURING IONOSPHERIC IRREGULRITIES ND THEIR EFFECTS OVER THE GPS SYSTEM Eurico R. de Paula, I.J.Kantor, L.F.C. de Rezende ERONOMY DIVISION NTIONL INSTITUTE FOR

More information

Wireless Power Transfer for Running EV Powering Using Multi-Parallel Segmented Rails

Wireless Power Transfer for Running EV Powering Using Multi-Parallel Segmented Rails Wireless Power Trnsfer for Running EV Powering Using Multi-Prllel Segmented Rils Ki Song, Chunbo Zhu School of Electricl Engineering nd Automtion Hrbin Institute of Technology Hrbin, Chin kisong@hit.edu.cn

More information

Study on SLT calibration method of 2-port waveguide DUT

Study on SLT calibration method of 2-port waveguide DUT Interntionl Conference on Advnced Electronic cience nd Technology (AET 206) tudy on LT clibrtion method of 2-port wveguide DUT Wenqing Luo, Anyong Hu, Ki Liu nd Xi Chen chool of Electronics nd Informtion

More information

Math Circles Finite Automata Question Sheet 3 (Solutions)

Math Circles Finite Automata Question Sheet 3 (Solutions) Mth Circles Finite Automt Question Sheet 3 (Solutions) Nickols Rollick nrollick@uwterloo.c Novemer 2, 28 Note: These solutions my give you the nswers to ll the prolems, ut they usully won t tell you how

More information

Model 900. Tunable Active Filter Instruments

Model 900. Tunable Active Filter Instruments Model 9 Single Channel- Certified Description Frequency Devices Model 9 instruments furnish the user with a 4 or -pole low-pass or high-pass instrument that has a field replaceable filter module and is

More information

Design and Modeling of Substrate Integrated Waveguide based Antenna to Study the Effect of Different Dielectric Materials

Design and Modeling of Substrate Integrated Waveguide based Antenna to Study the Effect of Different Dielectric Materials Design nd Modeling of Substrte Integrted Wveguide bsed Antenn to Study the Effect of Different Dielectric Mterils Jgmeet Kour 1, Gurpdm Singh 1, Sndeep Ary 2 1Deprtment of Electronics nd Communiction Engineering,

More information

Dynamic Power Quality Compensator with an Adaptive Shunt Hybrid Filter

Dynamic Power Quality Compensator with an Adaptive Shunt Hybrid Filter Interntionl Journl of Electronics nd Drive System (IJPEDS) Vol. 4, No. 4, December 2014, pp. 508~516 ISSN: 2088-8694 508 Dynmic Qulity Compenstor with n dptive Shunt Hybrid Filter Sindhu M R, Mnjul G Nir,

More information

ALTERNATIVE WAYS TO ENHANCE PERFORMANCE OF BTB HVDC SYSTEMS DURING POWER DISTURBANCES. Pretty Mary Tom 1, Anu Punnen 2.

ALTERNATIVE WAYS TO ENHANCE PERFORMANCE OF BTB HVDC SYSTEMS DURING POWER DISTURBANCES. Pretty Mary Tom 1, Anu Punnen 2. ALTERNATIVE WAYS TO ENHANCE PERFORMANCE OF BTB HVDC SYSTEMS DURING POWER DISTURBANCES Pretty Mry Tom, Anu Punnen Dept.of Electricl n Electronics Engg. Sint Gits College of Engineering,Pthmuttm,Kerl,Ini

More information

Section Thyristor converter driven DC motor drive

Section Thyristor converter driven DC motor drive Section.3 - Thyristor converter driven DC motor drive.3.1 Introduction Controllble AC-DC converters using thyristors re perhps the most efficient nd most robust power converters for use in DC motor drives.

More information

Polar Coordinates. July 30, 2014

Polar Coordinates. July 30, 2014 Polr Coordintes July 3, 4 Sometimes it is more helpful to look t point in the xy-plne not in terms of how fr it is horizontlly nd verticlly (this would men looking t the Crtesin, or rectngulr, coordintes

More information

Modeling of Inverter Fed Five Phase Induction Motor using V/f Control Technique

Modeling of Inverter Fed Five Phase Induction Motor using V/f Control Technique Interntionl Journl of Current Engineering nd Technology E-ISSN 2277 4106, P-ISSN 2347 161 201INPRESSCO, All Rights Reserved Avilble t http://inpressco.com/ctegory/ijcet Reserch Article Modeling of Inverter

More information

To provide data transmission in indoor

To provide data transmission in indoor Hittite Journl of Science nd Engineering, 2018, 5 (1) 25-29 ISSN NUMBER: 2148-4171 DOI: 10.17350/HJSE19030000074 A New Demodultor For Inverse Pulse Position Modultion Technique Mehmet Sönmez Osmniye Korkut

More information

Postprint. This is the accepted version of a paper presented at IEEE PES General Meeting.

Postprint.   This is the accepted version of a paper presented at IEEE PES General Meeting. http://www.div-portl.org Postprint This is the ccepted version of pper presented t IEEE PES Generl Meeting. Cittion for the originl published pper: Mhmood, F., Hooshyr, H., Vnfretti, L. (217) Sensitivity

More information