EE584 Introduction to VLSI Design Final Project Document Group 9 Ring Oscillator with Frequency selector
|
|
- Rosaline Hensley
- 5 years ago
- Views:
Transcription
1 EE584 Introduction to VLSI Design Final Project Document Group 9 Ring Oscillator with Frequency selector Group Members Uttam Kumar Boda Rajesh Tenukuntla Mohammad M Iftakhar Srikanth Yanamanagandla 1
2 Table of contents 1. Introduction Block Diagram 3 2. Input Buffer Working Schematic Simulation Layout Simulation Analysis 6 3. Ring Oscillator Schematic Simulation Layout 9 4. Frequency Divider Circuit Working Schematic Layout Simulations Output Buffer Schematic Calculation Layout Simulation Multiplexers Schematic Layout Simulations Corners Conclusion References 2
3 1. Introduction The primary goal of our project is to design an e-test pad that works as a frequency selector. E-test pads are structures that are present in the scribe line of wafers. Frequency selection is achieved by using a ring oscillator with a fanout 1 that generates a frequency which is fed to a frequency divider circuit. This circuit is a series of D-Flipflops. The output from each flip flop is fed to a multiplexer. The output signal from the multiplexer is defined by the selection inputs and thus the whole circuit acts as a frequency selector. We carried out all the schematics, layouts and simulations in the Cadence Environment. Virtuoso tools like the schematic editor, layout editor, and symbol editor were used to draw schematics, layouts and symbol respectively. The spectre simulator was used to perform the various simulations shown in this document. DRC, CLDRC and LVS run were successfully made on all the layouts that reside in our project directory. 1.1 Block diagram 8:1 MUX Output Buffer Scope Input Buffer Enable Circuit Ring Oscillator Frequency Divider Frequency Divider Frequency Divider Output Buffer Output Buffer Scope Figure1: Block diagram of the e-test pad 2 Input Buffer An input buffer is used to make the input signal stable without any voltage imperfections 3
4 and also decrease the rise and fall times. This is due to the inverter action of transistors M1 and M2. The buffer used here is a tri-state buffer instead of a normal enable circuit because it was used to pass the signal to the output when enable is high and when the enable is low, the output will be in high impedance state. This is mainly used for data sharing on a single communication bus. 2.1 Working The working of the tri-state buffer is explained in the Table a. When the enable is high, the inputs to the nand and nor circuits get inverted and area given as inputs to transistors M1 and M2 which act as an inverter together. When the enable is low, the outputs of the nand and nor are high and low respectively. So the two transistors are off leaving the output in the high impedance state. The width of PMOS is taken twice that of the NMOS in order to stabilize the dynamic characteristics of the inverter and there by reducing the delay in the output. Figure2: A tri state buffer circuit Enable Data Nand o/p Nor o/p I5 I7 Out 0 X High Low Off Off High Z 1 0 High High Off On Gnd 1 1 Low Low On Off Vdd Table a 2.1 Schematic The schematic of the input buffer is shown in Figure 1. The width for PMOS was taken as 2.10 um and that for the NMOS was taken as 1.05 um. The length was taken as 0.5um 4
5 for both. Symbols were used for nand, nor and inverter as they are flexible to use any where in the entire circuit. Figure 3: schematic of the input buffer 2.2 Simulation The tri state input was given high at Enable in and the input signal was given as a DC. The rise and fall times were taken as 1 ns. The pulse width and period have been taken as 100 ns and 200 ns respectively. The simulation results are shown in figure 2.3 Layout 5
6 A ptran cell and ntran cells were instantiated and a minimal layout was achieved as shown Figure 4. The third inverter stage of the ratio buffer was drawn using folding concept. The ptran cell and ntran cell of the third stage inverter of the ratio buffer were instantiated with a width of 3.15 and m factor of 3 as in the schematic. The three Mosfets in the instantiated cells were connected parallel. The width and length of the layout were 12.9 μm and 27.1 μm respectively. All the n-wells were overlapped to reduce the layout size. Connections were made using li1 and metal1 drawing layers. Figure 4: Layout of the input buffer 2.4 Simulations As shown in the graph, when the enable is given as 1.8v the input pulse with width 25ns and rise time and fall time 3ns will be converted in to perfect periodic pulse train with spikes during the input transition from high to low or low to high. This is because of no load at the output. Also it was observed that when the input signal voltage is 1.6v, the output voltage level was 1.8v. 6
7 Figure 6: simulation analysis of input buffer 3. RING OSCILLATOR A ring oscillator is a device composed of odd number of inverter stages whose output oscillates between two voltage levels. The Inverters are attached in a chain and the output of the last stage is fed back to the first stage. Because a single inverter computes the logical NOT of its input, the last output of a chain of odd number of inverters is the logical NOT of first input. The feed back of this last output to the input causes oscillations. In a ring oscillator every inverter is associated with certain propagation delay. This is because of the delay associated with each gate of the MOSFET. Thus, the output of 7
8 every inverter of a ring oscillator changes a finite amount of time after the input has changed. Hence, adding more inverters to the chain increases the total gate delay, reducing the frequency of oscillation. 3.1 SCHEMATIC OF RING OSCILLATOR The schematic for the ring oscillator is as shown in Figure 7. The ring oscillator has 85 stages of series connected inverters. The output of last stage inverter is fed back to the first stage. A total delay of 22ns is achieved by using 85 stages. Figure 7: Layout of the Ring oscillator 3.2 SIMULATION OF RING OSCILLATOR The simulation graph of the ring oscillator output is as shown in the Figure 8. Delay is the time taken for the input to produce an output. The delay of the ring oscillator is found by measuring half the time period of the output signal. In the graph shown below the total time period of one oscillation is 44ns (approximately) and so the delay of ring oscillator is 22ns (approximately). 8
9 Figure 8: simulation response of the input buffer circuit 3.3 LAYOUT OF RING OSCILLATOR The Layout of 85 stage ring oscillator is as shown in Figure 9. Width of the PMOS is taken as 2.10um and width of NMOS is 1.05um. The layout is arranged in a serpentine manner to reduce the layout area. Figure 9 Layout of an 85 stage ring oscillator 9
10 4. Frequency Divider Circuit The Raw output of the ring oscillator is given to a series of frequency divide by 2 circuits. D-flipflops are used for this purpose. The D-flip flop acts as a transparent latch because it transfers the input to the output when the clock is high and when the clock is low, the previous state of the output is retained. For the signal frequency to be divided by 2 that is the output pulse period to be twice that of the input the output should change the state during the rising or falling edge of the clock. So an Edge triggered D-flip flop can be configured in order to divide the frequency. D-FF can be constru cted using different logic gate implementations but here transmission gates and inverters are used as it decreases the number of gates and also improves the noise margin of the total circuit. As shown in the above figure, 2 level sensitive latches are cascaded to form a positive edge triggered D-flip flop and the clock signals are given in such a way that only one stage is ON at a time. The first stage is called master and the second is called slave. 4.1 Working When the clock is low (T1 T4 on and T2 T3 off), master will sense the input that is the D-input is passed through it and the slave circuit holds the previous state of output. When the clock is high (T1 T4 off and T3 T2 on), the input D is held by the master and passed on to the output by the slave. It can be observed that the total time taken for the input pulse D to traverse to the output is equal to the clock period. The Qbar output is given back to the D-input and clock signal acts as the input. Qbar will always have the reverse state of Q, which is the previous state of D. The Q-output of first stage will be given to the clock input of the next stage as shown in the figure. Totally 10 stages are connected in order to divide the frequency by a factor of Schematic The schematic of a single stage frequency divider consists of 5 inverters and 4 transmission gates. The fifth inverter is used for generating complement of the clock signals. Here symbols are used to draw the schematic for the purpose of modularity. The 10
11 sizes of the transistors are taken as minimum and wire names are used for the similar signals instead of routing from a single pin. A symbol is created for this schematic and is used to connect all the 10 stages. The output signal of previous stage acts as a clock to the transmission gates of the next stage. 4.3 Layout Figure 10 The layout of the single D-flip flop is shown below in which transmission gate and inverter are merged in the master and slave parts of the circuit to minimize the area. 11
12 Metal 1 connections are used for VDD and Gnd connections, poly is used to connect all the gates of the transmission gates that is, for giving the clock signal connections. Licon is used for giving the interconnections in the circuit. The widths and spacing of all the layers are kept minimum. The layout of 10 stages of D-flip flop is done in an optimum area by rotating the stages as required in order to use the same ground rail for 4 stages as shown in the figure. 4.4 Simulations Figure 11 The simulations for 10 stage D flip flops takes long run times in order to see the Output effectively. So here simulations for 2 and 3 stages are shown that is the Frequency is divided by 4 and 8 respectively. Figure 12 12
13 Figure 13 5 Output Buffer Output buffer circuit is required for any output of the circuit that is to be connected to the E-test pad because for the signal to be viewed on an oscilloscope, the capacitance of the probe acts as load for the stage at which it was taken. Normally the standard capacitance of the probe is 10pf. So an output buffer which is capable of driving this capacitance must be designed. 5.1 Schematic 13
14 Figure 14 The schematic consists of chain of inverters with output of one stage given as input to next stage. Minimum ratio of widths was taken for the first stage. Drive means the current needed to change the voltage in given time. As the width of the inverter increases, current increases and so the required voltage is obtained in less time but the disadvantage of using large W/L is the input capacitance will be more which will load the previous stage. So the width of the inverters is increased gradually with the initial stage W/L kept minimum and the number of stages N and the multiplication factor A are chosen such that the delay is minimum. Folding is done for all the stages of the buffer in order to reduce the area. 5.2 Calculation of Cin for finding N A single stage inverter is connected to a load of 100pf load. The delay times Tphl and Tplh are calculated from the observed output as TPHL= 7.9 n TPLH= 4.11 n TPHL= 0.7*Rn*Cload so Rn=234K TPLH= 0.7*Rp*Cload so Rp=117K 14
15 Now the load is removed and the delay times are observed. Then the values of Rn and Rp found above are used for finding Cout. TPHL (without load) =420ps so using TPHL= 0.7*Rn*Cout Cout=2.07fF Cin = 3/2*Cout=3.11fF The number of stages N is N = ln (Cload/Cin) =8.07 Hence the buffer should contain 8 stages with A value equal to e ideally but the final stage size is very big which is unacceptable. So the N value is fixed as 6 and the value of A was calculated as 3.2 which is approximately 3. This output buffer was observed to drive the output as shown in the simulations below. 5.3 Layout The layout is drawn such that it occupies minimum area on the chip. Folding is done for all the stages with different M factors for each stage. The gates of all the parallel Mosfets are connected using poly and drains are connected using metal. The N-wells of each stage are joined in order to reduce the area. Last 2 stages are inverted in order to share the same power rail (gnd). The total layout area is 65um x 55um. 5.4 Simulations 15
16 Figure Multiplexer: 16
17 A multiplexer is a device that combines multiple inputs into an aggregate signal to be transported via a single transmission channel. 1 The input signal that is passed to output is defined by the selection inputs. In general the number of selection inputs for N inputs is defined by N=2 m where N is the number of inputs, m is the number of selection inputs 6.1 Schematic Figure 16 In our project we implement frequency selection using 8:1 multiplexer. The schematic is designed using minimum sized cells. The outputs of each D flip flop (freq divider circuit) is given as inputs A,B,C,D,E,F,G, and H respectively to the multiplexer. The selection inputs S0, S1, S2 are given to the gates of the transistors as shown in the figure. Multiplexer helps in reducing the number of o/p pins on the e-test pad. When the selection inputs are 000 then the output of the inverter in the first block is high making TG1, TG9, TG13 ON, as a result A is passed to the output. Similarly the rest of the inputs are passed to the output depending on the selection inputs. 17
18 6.2 Layout The layout has been drawn according to the schematic. The power connections are given using metal1 drawings and inputs using poly drawings. Licon was used for interconnection and metal 1 was used for routing. Tap contacts are used for substrate connections to Vdd and ground. The layout is as shown below 6.3 Simulations Figure 17 The transient response of the circuit is observed for various inputs. The input signals are pulses with a varied width and period (300nsec and 600nsec respectively in case of G input). The rise time and fall time for each input signal is 1nsec, 1nsec respectively. For 011 case, input G is passed on to the output, which is as shown. The circuit is observed to work successfully for various input signals. 18
19 Figure 18: Simulations of a Multiplexer 19
20 7. Corners The corner simulations are done to check if the circuit function as it is supposed to in all possible cases such as varying temperature and power supply. To check the working of the circuit under different operating conditions the voltage is varied from +10% to 10% of the actual value and the temperature is varied from -35 to 140C. The circuit is simulated for various combinations of these in the typical, fast and slow conditions. The following graphs show the delay for different power supply voltage and temperature. Figure 19. Delay at 140 C and 1.92V in the fast condition 20
21 Figure 20 Delay at -35 C and 1.68 V in the slow condition. At low temperatures, due to the less number of charge carriers the delay is high. As the temperature was increased from -35 to 140 the delay decreased. The following 3D plots show the variation in delay with change in temperature and Vdd. Slow condition delay(ns) temp(c) Vdd(V) Figure 21 21
22 Fast Condition delay(ns) temp(c) Vdd(V) Figure 22 Typical Condution delay(ns) temp(c) vdd(v) Figure 23 Thus the delay of the circuit varies with change in Vdd and the temperature as follows Delay decreases with increase in temperature. Delay decreases with increase in Power Supply Delay decreases as we change the design corners from the Slow to Fast. 22
23 8. Conclusion A ring oscillator is designed to produce a raw frequency of 25Mhz which can be viewed on an oscilloscope and also different frequencies are generated at each divider output which can be selected by using multiplexer. Simulations are performed for each block of the circuit and the performance of the total circuit was evaluated at all the corners by varying the temperature and vdd. The final divided frequency is around 100khz which can be used to drive very large loads as the time period of the signal is high. 9. References 1. CMOS circuit design, layout and simulation, 2 nd edition by R. Jacob baker
EE584 (Fall 2006) Introduction to VLSI CAD Project. Design of Ring Oscillator using NOR gates
EE584 (Fall 2006) Introduction to VLSI CAD Project Design of Ring Oscillator using NOR gates By, Veerandra Alluri Vijai Raghunathan Archana Jagarlamudi Gokulnaraiyn Ramaswami Instructor: Dr. Joseph Elias
More informationUMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency
UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency Jamie E. Reinhold December 15, 2011 Abstract The design, simulation and layout of a UMAINE ECE Morse code Read Only Memory and transmitter
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationCPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4
CPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4 1 2 3 4 5 6 7 8 9 10 Sum 30 10 25 10 30 40 10 15 15 15 200 1. (30 points) Misc, Short questions (a) (2 points) Postponing the introduction of signals
More information! Sequential Logic. ! Timing Hazards. ! Dynamic Logic. ! Add state elements (registers, latches) ! Compute. " From state elements
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: April 2, 2019 Sequential Logic, Timing Hazards and Dynamic Logic Lecture Outline! Sequential Logic! Timing Hazards! Dynamic Logic 4 Sequential
More informationDLL Based Frequency Multiplier
DLL Based Frequency Multiplier Final Project Report VLSI Chip Design Project Project Group 4 Version 1.0 Status Reviewed Approved Ameya Bhide Ameya Bhide TSEK06 VLSI Design Project 1 of 29 Group 4 PROJECT
More information! Is it feasible? ! How do we decompose the problem? ! Vdd. ! Topology. " Gate choice, logical optimization. " Fanin, fanout, Serial vs.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Design Space Exploration Lec 18: March 28, 2017 Design Space Exploration, Synchronous MOS Logic, Timing Hazards 3 Design Problem Problem Solvable!
More informationNOVEMBER 28, 2016 COURSE PROJECT: CMOS SWITCHING POWER SUPPLY EE 421 DIGITAL ELECTRONICS ERIC MONAHAN
NOVEMBER 28, 2016 COURSE PROJECT: CMOS SWITCHING POWER SUPPLY EE 421 DIGITAL ELECTRONICS ERIC MONAHAN 1.Introduction: CMOS Switching Power Supply The course design project for EE 421 Digital Engineering
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More informationENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits
ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationIn this experiment you will study the characteristics of a CMOS NAND gate.
Introduction Be sure to print a copy of Experiment #12 and bring it with you to lab. There will not be any experiment copies available in the lab. Also bring graph paper (cm cm is best). Purpose In this
More informationBASIC PHYSICAL DESIGN AN OVERVIEW The VLSI design flow for any IC design is as follows
Unit 3 BASIC PHYSICAL DESIGN AN OVERVIEW The VLSI design flow for any IC design is as follows 1.Specification (problem definition) 2.Schematic(gate level design) (equivalence check) 3.Layout (equivalence
More informationDigital Design and System Implementation. Overview of Physical Implementations
Digital Design and System Implementation Overview of Physical Implementations CMOS devices CMOS transistor circuit functional behavior Basic logic gates Transmission gates Tri-state buffers Flip-flops
More informationModule -18 Flip flops
1 Module -18 Flip flops 1. Introduction 2. Comparison of latches and flip flops. 3. Clock the trigger signal 4. Flip flops 4.1. Level triggered flip flops SR, D and JK flip flops 4.2. Edge triggered flip
More informationIC Layout Design of 4-bit Universal Shift Register using Electric VLSI Design System
IC Layout Design of 4-bit Universal Shift Register using Electric VLSI Design System 1 Raj Kumar Mistri, 2 Rahul Ranjan, 1,2 Assistant Professor, RTC Institute of Technology, Anandi, Ranchi, Jharkhand,
More informationEE141-Spring 2007 Digital Integrated Circuits
EE141-Spring 2007 Digital Integrated Circuits Lecture 22 I/O, Power Distribution dders 1 nnouncements Homework 9 has been posted Due Tu. pr. 24, 5pm Project Phase 4 (Final) Report due Mo. pr. 30, noon
More informationCMOS Digital Integrated Circuits Lec 11 Sequential CMOS Logic Circuits
Lec Sequential CMOS Logic Circuits Sequential Logic In Combinational Logic circuit Out Memory Sequential The output is determined by Current inputs Previous inputs Output = f(in, Previous In) The regenerative
More informationCMOS Inverter & Ring Oscillator
CMOS Inverter & Ring Oscillator Theory: In this Lab we will implement a CMOS inverter and then use it as a building block for a Ring Oscillator. MOSfets (Metal Oxide Semiconductor Field Effect Transistors)
More informationEMT 251 Introduction to IC Design. Combinational Logic Design Part IV (Design Considerations)
EMT 251 Introduction to IC Design (Pengantar Rekabentuk Litar Terkamir) Semester II 2011/2012 Combinational Logic Design Part IV (Design Considerations) Review : CMOS Inverter V DD tphl = f(rn, CL) V out
More informationPHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
PHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Integrated Circuit Layers MOSFETs CMOS Layers Designing FET Arrays EE 432 VLSI Modeling and Design 2 Integrated Circuit Layers
More informationECE/CoE 0132: FETs and Gates
ECE/CoE 0132: FETs and Gates Kartik Mohanram September 6, 2017 1 Physical properties of gates Over the next 2 lectures, we will discuss some of the physical characteristics of integrated circuits. We will
More informationIES Digital Mock Test
. The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code
More informationNote that none of the above MAY be a VALID ANSWER.
ECE 270 Learning Outcome 1-1 - Practice Exam / Solution LEARNING OUTCOME #1: an ability to analyze and design CMOS logic gates. Multiple Choice select the single most appropriate response for each question.
More informationPerformance of Revised TVC Circuit. PSD8C Version 2.0. Dr. George L. Engel
Performance of Revised TVC Circuit PSD8C Version 2. Dr. George L. Engel May, 21 I) Introduction This report attempts to document the performance of the revised TVC circuit. The redesign tried to correct
More informationCMOS synchronous Buck switching power supply Raheel Sadiq November 28, 2016
CMOS synchronous Buck switching power supply Raheel Sadiq November 28, 2016 Part 1: This part of the project is to lay out a bandgap. We previously built our bandgap in HW #13 which supplied a constant
More informationMultiplexer for Capacitive sensors
DATASHEET Multiplexer for Capacitive sensors Multiplexer for Capacitive Sensors page 1/7 Features Very well suited for multiple-capacitance measurement Low-cost CMOS Low output impedance Rail-to-rail digital
More informationCMOS Digital Integrated Circuits Analysis and Design
CMOS Digital Integrated Circuits Analysis and Design Chapter 8 Sequential MOS Logic Circuits 1 Introduction Combinational logic circuit Lack the capability of storing any previous events Non-regenerative
More informationEE 42/100 Lecture 24: Latches and Flip Flops. Rev A 4/14/2010 (8:30 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/15 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev A 4/14/2010 (8:30 PM) Prof. Ali M. Niknejad University of California,
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More informationChapter 3 DESIGN OF ADIABATIC CIRCUIT. 3.1 Introduction
Chapter 3 DESIGN OF ADIABATIC CIRCUIT 3.1 Introduction The details of the initial experimental work carried out to understand the energy recovery adiabatic principle are presented in this section. This
More informationEECS150 - Digital Design Lecture 15 - CMOS Implementation Technologies. Overview of Physical Implementations
EECS150 - Digital Design Lecture 15 - CMOS Implementation Technologies Mar 12, 2013 John Wawrzynek Spring 2013 EECS150 - Lec15-CMOS Page 1 Overview of Physical Implementations Integrated Circuits (ICs)
More informationEECS150 - Digital Design Lecture 9 - CMOS Implementation Technologies
EECS150 - Digital Design Lecture 9 - CMOS Implementation Technologies Feb 14, 2012 John Wawrzynek Spring 2012 EECS150 - Lec09-CMOS Page 1 Overview of Physical Implementations Integrated Circuits (ICs)
More informationComputer-Based Project on VLSI Design Co 3/8
Computer-Based Project on VLSI Design Co 3/8 This pamphlet describes a laboratory activity based on a former third year EIST experiment. Its purpose is the measurement of the switching speed of some CMOS
More informationJack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Jack Keil Wolf Lecture Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationLecture 9: Cell Design Issues
Lecture 9: Cell Design Issues MAH, AEN EE271 Lecture 9 1 Overview Reading W&E 6.3 to 6.3.6 - FPGA, Gate Array, and Std Cell design W&E 5.3 - Cell design Introduction This lecture will look at some of the
More informationIntroduction to CMOS VLSI Design (E158) Lecture 9: Cell Design
Harris Introduction to CMOS VLSI Design (E158) Lecture 9: Cell Design David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH E158 Lecture
More informationI/O Design EE141. Announcements. EE141-Fall 2006 Digital Integrated Circuits. Class Material. Pads + ESD Protection.
EE141-Fall 2006 Digital Integrated Circuits nnouncements Homework 9 due on Thursday Lecture 26 I/O 1 2 Class Material Last lecture Timing Clock distribution Today s lecture I/O Power distribution Intro
More informationHIGH LOW Astable multivibrators HIGH LOW 1:1
1. Multivibrators A multivibrator circuit oscillates between a HIGH state and a LOW state producing a continuous output. Astable multivibrators generally have an even 50% duty cycle, that is that 50% of
More informationComputer-Based Project on VLSI Design Co 3/7
Computer-Based Project on VLSI Design Co 3/7 Electrical Characterisation of CMOS Ring Oscillator This pamphlet describes a laboratory activity based on an integrated circuit originally designed and tested
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2019 Khanna Jack Keil Wolf Lecture http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationTopic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection
NMOS Transistors in Series/Parallel Connection Topic 6 CMOS Static & Dynamic Logic Gates Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Transistors can be thought
More information320MHz Digital Phase Lock Loop. Patrick Spinney Department of Electrical Engineering University of Maine
320MHz Digital Phase Lock Loop Patrick Spinney Department of Electrical Engineering University of Maine December 2004 Abstract DPLLs (Digital Phase Locked Loop) are commonly used in communications systems.
More informationEECS150 - Digital Design Lecture 19 CMOS Implementation Technologies. Recap and Outline
EECS150 - Digital Design Lecture 19 CMOS Implementation Technologies Oct. 31, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy
More informationModule-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families
1 Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families 1. Introduction 2. Metal Oxide Semiconductor (MOS) logic 2.1. Enhancement and depletion mode 2.2. NMOS and PMOS inverter
More informationLecture 11: Clocking
High Speed CMOS VLSI Design Lecture 11: Clocking (c) 1997 David Harris 1.0 Introduction We have seen that generating and distributing clocks with little skew is essential to high speed circuit design.
More informationDynamic Logic. Domino logic P-E logic NORA logic 2-phase logic Multiple O/P domino logic Cascode logic 11/28/2012 1
Dynamic Logic Dynamic Circuits will be introduced and their performance in terms of power, area, delay, energy and AT 2 will be reviewed. We will review the following logic families: Domino logic P-E logic
More informationECE 683 Project Report. Winter Professor Steven Bibyk. Team Members. Saniya Bhome. Mayank Katyal. Daniel King. Gavin Lim.
ECE 683 Project Report Winter 2006 Professor Steven Bibyk Team Members Saniya Bhome Mayank Katyal Daniel King Gavin Lim Abstract This report describes the use of Cadence software to simulate logic circuits
More informationCMOS 65nm Process Monitor
CMOS 65nm Process Monitor Advisors: Dr. Hugh Grinolds Mr. Brian Misek Allen Chen Ryan Hoppal Phillip Misek What is Process Variation? The process parameters can vary from: Lot-to-Lot (interprocess variation)
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationDATASHEET CD4027BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Dual J-KMaster-Slave Flip-Flop. FN3302 Rev 0.
DATASHEET CD7BMS CMOS Dual J-KMaster-Slave Flip-Flop FN33 Rev. Features Pinout High Voltage Type (V Rating) Set - Reset Capability CD7BMS TOP VIEW Static Flip-Flop Operation - Retains State Indefinitely
More informationThe Ohio State University EE Senior Design (I)
VLSI Scarlet Letters Design Report Report Due Date: Tuesday November 15 th 2005 The Ohio State University EE 582 - Senior Design (I) VLSI Scarlet Letters Team Members: -David W. Adams II -Steve Jocke -Joseph
More information12 BIT ACCUMULATOR FOR DDS
12 BIT ACCUMULATOR FOR DDS ECE547 Final Report Aravind Reghu Spring, 2006 1 CONTENTS 1 Introduction 6 1.1 Project Overview 6 1.1.1 How it Works 6 1.2 Objective 8 2 Circuit Design 9 2.1 Design Objective
More informationFan in: The number of inputs of a logic gate can handle.
Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More informationDomino CMOS Implementation of Power Optimized and High Performance CLA adder
Domino CMOS Implementation of Power Optimized and High Performance CLA adder Kistipati Karthik Reddy 1, Jeeru Dinesh Reddy 2 1 PG Student, BMS College of Engineering, Bull temple Road, Bengaluru, India
More informationBasic digital logic functions and gates
Basic digital logic functions and gates Digital logic functions and gates are the main blocks behind digital logic design. s and 1s combine to produce values that are generated by basic gates such as NOT,
More informationPreface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate
Preface to Third Edition p. xiii Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate Design p. 6 Basic Logic Functions p. 6 Implementation
More informationLab 7 (Hands-On Experiment): CMOS Inverter, NAND Gate, and NOR Gate
Lab 7 (Hands-On Experiment): CMOS Inverter, NAND Gate, and NOR Gate EECS 170LB, Wed. 5:00 PM TA: Elsharkasy, Wael Ryan Morrison Buu Truong Jonathan Lam 03/05/14 Introduction The purpose of this lab is
More informationEECS 141: SPRING 98 FINAL
University of California College of Engineering Department of Electrical Engineering and Computer Science J. M. Rabaey 511 Cory Hall TuTh3:3-5pm e141@eecs EECS 141: SPRING 98 FINAL For all problems, you
More informationUNIT III VLSI CIRCUIT DESIGN PROCESSES. In this chapter we will be studying how to get the schematic into stick diagrams or layouts.
UNIT III VLSI CIRCUIT DESIGN PROCESSES In this chapter we will be studying how to get the schematic into stick diagrams or layouts. MOS circuits are formed on four basic layers: N-diffusion P-diffusion
More informationThe Effect of Threshold Voltages on the Soft Error Rate. - V Degalahal, N Rajaram, N Vijaykrishnan, Y Xie, MJ Irwin
The Effect of Threshold Voltages on the Soft Error Rate - V Degalahal, N Rajaram, N Vijaykrishnan, Y Xie, MJ Irwin Outline Introduction Soft Errors High Threshold ( V t ) Charge Creation Logic Attenuation
More informationDESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS
DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,
More informationDesign and Implementation of Phase Locked Loop using Current Starved Voltage Controlled Oscillator in GPDK 90nM
International Journal of Advanced Research Foundation Website: www.ijarf.com, Volume 2, Issue 7, July 2015) Design and Implementation of Phase Locked Loop using Starved Voltage Controlled Oscillator in
More informationDesign & Analysis of Low Power Full Adder
1174 Design & Analysis of Low Power Full Adder Sana Fazal 1, Mohd Ahmer 2 1 Electronics & communication Engineering Integral University, Lucknow 2 Electronics & communication Engineering Integral University,
More informationA High Performance Asynchronous Counter using Area and Power Efficient GDI T-Flip Flop
Indian Journal of Science and Technology, Vol 8(7), 622 628, April 2015 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 DOI: 10.17485/ijst/2015/v8i7/62847 A High Performance Asynchronous Counter using
More informationAdiabatic Logic Circuits for Low Power, High Speed Applications
IJSTE - International Journal of Science Technology & Engineering Volume 3 Issue 10 April 2017 ISSN (online): 2349-784X Adiabatic Logic Circuits for Low Power, High Speed Applications Satyendra Kumar Ram
More informationEngr354: Digital Logic Circuits
Engr354: Digital Logic Circuits Chapter 3: Implementation Technology Curtis Nelson Chapter 3 Overview In this chapter you will learn about: How transistors are used as switches; Integrated circuit technology;
More informationLecture 18. BUS and MEMORY
Lecture 18 BUS and MEMORY Slides of Adam Postula used 12/8/2002 1 SIGNAL PROPAGATION FROM ONE SOURCE TO MANY SINKS A AND XOR Signal le - FANOUT = 3 AND AND B BUS LINE Signal Driver - Sgle Source Many Sks
More informationGeared Oscillator Project Final Design Review. Nick Edwards Richard Wright
Geared Oscillator Project Final Design Review Nick Edwards Richard Wright This paper outlines the implementation and results of a variable-rate oscillating clock supply. The circuit is designed using a
More information2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)
1 CHAPTER 3: IMPLEMENTATION TECHNOLOGY (PART 2) Whatwillwelearninthischapter? we learn in this 2 How transistors operate and form simple switches CMOS logic gates IC technology FPGAs and other PLDs Basic
More informationDATASHEET CD4013BMS. Pinout. Features. Functional Diagram. Applications. Description. CMOS Dual D -Type Flip-Flop. FN3080 Rev 0.
DATASHEET CD013BMS CMOS Dual D -Type Flip-Flop FN300 Rev 0.00 Features High-Voltage Type (0V Rating) Set-Reset Capability Static Flip-Flop Operation - Retains State Indefinitely With Clock Level Either
More information! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2017 MOS Fabrication pt. 2: Design Rules and Layout Lecture Outline! Review: MOS IV Curves and Switch Model! MOS Device Layout!
More informationEE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/21 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,
More informationPower-Area trade-off for Different CMOS Design Technologies
Power-Area trade-off for Different CMOS Design Technologies Priyadarshini.V Department of ECE Sri Vishnu Engineering College for Women, Bhimavaram dpriya69@gmail.com Prof.G.R.L.V.N.Srinivasa Raju Head
More informationChapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 6 Combinational CMOS Circuit and Logic Design Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Advanced Reliable Systems (ARES) Lab. Jin-Fu Li,
More informationPreamplifier shaper: The preamplifier. The shaper. The Output.
Preamplifier shaper: In previous simulations I just tried to reach the speed limits. The only way to realise this was by using a lot of current, about 1 ma through the input transistor. This gives in the
More informationDFT for Testing High-Performance Pipelined Circuits with Slow-Speed Testers
DFT for Testing High-Performance Pipelined Circuits with Slow-Speed Testers Muhammad Nummer and Manoj Sachdev University of Waterloo, Ontario, Canada mnummer@vlsi.uwaterloo.ca, msachdev@ece.uwaterloo.ca
More informationCHAPTER 3 NEW SLEEPY- PASS GATE
56 CHAPTER 3 NEW SLEEPY- PASS GATE 3.1 INTRODUCTION A circuit level design technique is presented in this chapter to reduce the overall leakage power in conventional CMOS cells. The new leakage po leepy-
More informationUNIT-III GATE LEVEL DESIGN
UNIT-III GATE LEVEL DESIGN LOGIC GATES AND OTHER COMPLEX GATES: Invert(nmos, cmos, Bicmos) NAND Gate(nmos, cmos, Bicmos) NOR Gate(nmos, cmos, Bicmos) The module (integrated circuit) is implemented in terms
More informationEE 330 Lecture 44. Digital Circuits. Ring Oscillators Sequential Logic Array Logic Memory Arrays. Final: Tuesday May 2 7:30-9:30
EE 330 Lecture 44 igital Circuits Ring Oscillators Sequential Logic Array Logic Memory Arrays Final: Tuesday May 2 7:30-9:30 Review from Last Time ynamic Logic Basic ynamic Logic Gate V F A n PN Any of
More informationLow Power Design Bi Directional Shift Register By using GDI Technique
Low Power Design Bi Directional Shift Register By using GDI Technique C.Ravindra Murthy E-mail: ravins.ch@gmail.com C.P.Rajasekhar Rao E-mail: pcrajasekhar@gmail.com G. Sree Reddy E-mail: srereddy.g@gmail.com
More informationAn Efficient Low Power and High Speed carry select adder using D-Flip Flop
Journal From the SelectedWorks of Journal April, 2016 An Efficient Low Power and High Speed carry select adder using D-Flip Flop Basavva Mailarappa Konnur M. Sharanabasappa This work is licensed under
More informationPMOS Digital Testing at Rochester Institute of Technology
1 PMOS Digital Testing at Rochester Institute of Technology Dr. Lynn Fuller, Adam Wardas webpage: http://www.rit.edu/lffeee Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial
More informationPropagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationAnalysis and Design of Low Power Ring Oscillators with Frequency ~ khz
Analysis and Design of Low Power Ring Oscillators with Frequency ~10-100 khz PRESENTED BY: PIYUSH KESHRI 3 rd year Undergraduate Student Indian Institute Of Technology, Kanpur, India University Of Michigan
More informationPropagation Delay, Circuit Timing & Adder Design
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationI DDQ Current Testing
I DDQ Current Testing Motivation Early 99 s Fabrication Line had 5 to defects per million (dpm) chips IBM wanted to get 3.4 defects per million (dpm) chips Conventional way to reduce defects: Increasing
More informationMux-Based Latches. Lecture 8. Sequential Circuits 1. Mux-Based Latch. Mux-Based Latch. Negative latch (transparent when CLK= 0)
Mux-Based Latches Lecture 8 equential Circuits Negative latch (transparent when = 0) Positive latch (transparent when = ) Peter Cheung epartment of Electrical & Electronic Engineering Imperial College
More informationDesign of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology
Design of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology Ravi Kumar 1, Seema Kanathe 2 ¹PG Scholar, Department of Electronics and Communication, Suresh GyanVihar University, Jaipur, India ²Assistant
More informationADIABATIC LOGIC FOR LOW POWER DIGITAL DESIGN
ADIABATIC LOGIC FOR LOW POWER DIGITAL DESIGN Mr. Sunil Jadhav 1, Prof. Sachin Borse 2 1 Student (M.E. Digital Signal Processing), Late G. N. Sapkal College of Engineering, Nashik,jsunile@gmail.com 2 Professor
More informationCHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS
70 CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS A novel approach of full adder and multipliers circuits using Complementary Pass Transistor
More informationCHAPTER 1 INTRODUCTION
CHAPTER 1 INTRODUCTION 1.1 Historical Background Recent advances in Very Large Scale Integration (VLSI) technologies have made possible the realization of complete systems on a single chip. Since complete
More information電子電路. Memory and Advanced Digital Circuits
電子電路 Memory and Advanced Digital Circuits Hsun-Hsiang Chen ( 陳勛祥 ) Department of Electronic Engineering National Changhua University of Education Email: chenhh@cc.ncue.edu.tw Spring 2010 2 Reference Microelectronic
More information! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2016 MOS Fabrication pt. 2: Design Rules and Layout Lecture Outline! Review: MOS IV Curves and Switch Model! MOS Device Layout!
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2016 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2016 Khanna Adapted from GATech ESE3060 Slides Lecture
More informationDIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N
DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic CONTENTS PART I: THE FABRICS Chapter 1: Introduction (32 pages) 1.1 A Historical
More informationECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits
Faculty of Engineering ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits CMOS Technology Complementary MOS, or CMOS, needs both PMOS and NMOS FET devices for their logic gates to be realized
More informationCHAPTER 7 A BICS DESIGN TO DETECT SOFT ERROR IN CMOS SRAM
131 CHAPTER 7 A BICS DESIGN TO DETECT SOFT ERROR IN CMOS SRAM 7.1 INTRODUCTION Semiconductor memories are moving towards higher levels of integration. This increase in integration is achieved through reduction
More informationDesign of Low Power Flip Flop Based on Modified GDI Primitive Cells and Its Implementation in Sequential Circuits
Design of Low Power Flip Flop Based on Modified GDI Primitive Cells and Its Implementation in Sequential Circuits Dr. Saravanan Savadipalayam Venkatachalam Principal and Professor, Department of Mechanical
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More information