A CMOS Analog Front-End Circuit for MEMS Based Temperature Sensor

Size: px
Start display at page:

Download "A CMOS Analog Front-End Circuit for MEMS Based Temperature Sensor"

Transcription

1 Technology Volume 1, Issue 2, October-December, 2013, pp , IASTER Online: , Print: A CMOS Analog Front-End Circuit for MEMS Based Temperature Sensor Bollam Naresh Sudarshan, A. Ravi Sankar School of Electronics Engineering (SENSE), VIT University Chennai, India ABSTRACT This paper presents a CMOS analog interface circuit for Micro-electromechanical System s (MEMS) based temperature sensors. The proposed interface circuit encompasses four different blocks; (i) a current generator whose output is Proportional To Absolute Temperature (PTAT), (ii) an Integrator, (iii) a current starved voltage controlled oscillator (VCO) and (iv) a frequency to current converter. These four circuit blocks were simulated with the 180nm technology library using SPICE Specter of the Cadence EDA tool. The PTAT current generator generates an output current proportional to the temperature to be sensed. The PTAT current generator is realized using a Wilson current mirror and a resistor implemented by switching capacitor circuit. The output of the PTAT circuit is compared with the feedback current from frequency-to-current converter. The detector, Integrator, VCO and frequency to current converter combine for a frequency locked loop to provide the output. Keywords: Interface circuit, temperature sensor, frequency locked-loop, frequency-to-current converter, current starved VCO. I. INTRODUCTION Micro-Electro-Mechanical Systems (MEMS) that integrate electrical, mechanical and electromechanical components in the same substrate have the ability to physically respond to its environment and convert directly or indirectly the input to its electrical equivalent. Advancement of MEMS technology lies not only in the increased complexity and manufacturing sophistication but also in exploring new devices with novel functionalities. MEMS devices have a wide range of applications of which MEMS based temperature sensors are utilized in various fields. Precise temperature sensing is very essential in hazardous and high-temperature environments, medical applications involving catheters, etc. An accurate electronic interface circuit is very important for high precision temperature measurements. Wide temperature range, high conversion rate, low power & area, high accuracy and simple calibration method are a few of the desired properties of the electronic interface circuit for thermal sensors. In the recent past, researchers have reported [1,2] low power electronic interface circuits for MEMS based temperature sensors. These circuits consume power in the order of μw. Even though power consumption of circuits is reduced with reduced geometrical dimensions of the transistors any power supply, these are various issues that need to be addressed in the analog IC design [3-7]. These issues include the following; reduced transistor gain & lower dynamic range any poor noise margins [8-9]. In the present paper, we report simulation and analysis of a low power high conversion rate CMOS interface circuit for temperature sensing over the range ⁰C. This work is based on the research results reported by [10] where circuit consumes power in the order of less than 100μW. Very low power consumption can be achieved by operating the complete circuit in the sub-

2 threshold region. However, as a proof-of-concept we have simulated the circuit in the saturation region and further work needs to be carried out for achieving a very low power in the order of µwatts. The CMOS interface circuit encompasses five modules. These modules were simulated in Virtuoso module of the Cadence EDA tool. The complete circuit configuration in described in section II whereas simulation results are described in section III. II. CIRCUIT CONFIGURATION The block diagram of the proposed electronic interface circuit is shown in Fig.1. The circuit encompasses the following modules; a PTAT current generator, a current subtractor followed by an Integrator, a voltage controlled oscillator (VCO) and a frequency to current converter. The CMOS circuit is designed to generate an output clock proportional to the temperature to be sensed. Initially, The PTAT current generator provides an output current proportional to the temperature. The four circuit blocks, i.e. the current subtractor, the Integrator, the VCO and the frequency to current converter are connected to form a frequency locked loop. The current subtractor detects the difference between I PTAT current from PTAT Current generator and output current I OUT, which is generated by the Frequency to current convertor. Then the Integrator integrates the difference between the two currents, the resultant output of the Integrator V OUT voltage is proportional to the difference between I PTAT and I OUT. The current starved VCO proportional to generate the desired clock frequency F PTAT as dependent on the integrator output voltage V OUT. The frequency to current convertor accepts the desired clock frequency F PTAT to produce the I OUT current that is proportional to the F PTAT.The current subtractor continuously compares I OUT with I PTAT and readjusts V OUT with respect to both currents. This feedback loop operation is repeated till I OUT current is equal to I PTAT current. So the resultant desired clock frequency F PTAT is proportional to the absolute temperature. Fig. 1. Various Modules of Temperature to Frequency Converter. III. SIMULATION ENVIRONMENT AND RESULTS The proposed circuit was designed using a Virtuoso module of the Cadence EDA tool. The simulation analyses were carried out with a SPICE Spectra module of the Cadence EDA tool using the 180nm technology library. A supply voltage of 1.8V power supply and a 1MHz nonoverlap clock frequency was provided to the PTAT current generator to verify the dependence of output current I PTAT and VCO frequency F PTAT on method variations. 2

3 3.1 I PTAT current generator. The feature of the PTAT current generator is based on the Wilson current mirror as well as on constant-gm biasing circuit operated in saturation mode. The resistive load PTAT current generator is shown in Fig. 2. However in the proposed smart sensor circuit operates in saturation region to get the sensed I PTAT current. In the proposed circuit, resistive load has been used. The circuit with resistive load has some drawbacks. Fig. 2. Resistive load PTAT current generator. When the resistive load is used there is no possibility of changing the resistor value after the sensor fabrication process. Also a passive resistor occupies more silicon in the chip area. So the to avoid these drawbacks, capacitor switching circuit is used instead of resistor load. The capacitive load PTAT Current generator is as shown in Fig. 3 Fig. 3.Using a switched Capacitor PTAT current generator with the resistive load implemented. The PTAT current generator circuit works under ultra-low power as the I PTAT current is in nanoampers. All the transistors are operating in the saturation region. The saturation region drain current Id or I PTAT current is given by 1 W 2 I PTAT ncox VGS VTH (1) 2 L W Where µ n is the mobility of carriers, Cox is the gate oxide capacitance, is the transistor ratio. L The calculated I PTAT current as a function of temperature variations is as shown in Fig.4. Fig. 4. Simulated I PTAT Current As A Function of Temperature. 3

4 The PTAT current generator generates the I PTAT current with respect to temperature variation as well as on external reference clock frequency F REF. 3.2 Current subtractor and Integrator. The current subtractor detects the difference between I PTAT current coming from PTAT current generator and the output current I OUT, which is generated by frequency to current convertor. Then the Integrator integrates the difference between these two currents and gives the resultant output voltage V OUT, which is proportional to the difference between I PTAT and I OUT. 3.3 Current starved VCO. The Current starved VCO consists of a ring oscillator, is biased in the saturation region of the MOSFET as shown in Fig.5. The current starved VCO generates the desired oscillation frequency based on the Integrator output voltage Vout and it controls the oscillation frequency based on the time delay product td, which is given by following equation. VDD P1 Freq Iref Iref N1 Iref Vconst Fig. 5. Current starved VCO. F= ( 1 2N.t d ) (2) Where, N is the number of delay cells in the ring and td is the delay time in the cell. A technique is used to alter the time delay td, due to which, variations occur in the current on each phase of charging or discharging of capacitive load. This way current starved VCO controls the oscillation frequency. Thus this circuit can be termed as a current starved electrical converter and its output waveform is shown in Fig. 6. Fig. 6. Simulated output wave of the current starved VCO. 4

5 Iout(nA) International Journal of Research in Electronics & Communication 3.4 Frequency to current convertor. In Fig.7 shows the frequency to current convertor. VDD Vref Iout c3 VDD s/w3 vco s/w4 c2 Fig. 7. Frequency to Current Convertor. This circuit generates the output I OUT current and it is proportional to the desired oscillation frequency F PTAT of the current starved VCO Frequency(Ghz) This circuit consists of a switched capacitor resistor, VCO and operational amplifier which is fixed to reference voltage V REF.The switched capacitor resistor is operated by the desired oscillation clock frequency from the current starved VCO, and it works as a resistor with a resistance of (C 2.F PTAT ) -1.So that I OUT output current is followed by Fig. 8. Simulated I OUT Current as a Function of Frequency I OUT = F PTAT.C 2.V REF. (3) The simulated I OUT current as shown in Fig. 8. This I OUT is forwarded into the current subtractor through a current mirror. In feedback loop operation, the circuit continuously observes the I OUT current and I PTAT current to check whether these currents are equal or not. Mostly I OUT current is equal to I PTAT current because of the feedback loop operation. 3.5 Complete configurations Fig. 9. Shows the complete circuit configuration of the temperature to frequency convertor. The current starved VCO consist of seven current starved inverters connected in a ring. The clock frequency pulses are used for the purpose of non overlapping of switched capacitors in the PTAT current generator as well as in the frequency to current convertor in order to protect simultaneous shorting of switches. The capacitor C 3 is used to remove the high frequency noise, which is affecting the switching operation. The simulated output frequency F PTAT as a function of temperature is shown in Fig. 10. Fig. 9. Temperature to Frequency Convertor Circuit. 5

6 Fig. 10. Simulated output frequency (F PTAT ) as a function of temperature IV. CONCLUSION In the present work, an electronic interface circuit for a MEMS based temperature sensor has been proposed. The circuit consists of various building blocks that include PTAT current generator, current starved VCO, frequency to current convertor, current subtractor and Integrator. All the modules were simulated by using SPICE Specter of the Cadence EDA tool and the simulation results are presented. The functional verification of the circuit has been carried out by operating the transistors in the active region. An extremely low power consumption can be achieved by the transistors in the sub-threshold region. REFERENCES [1] V. Szekely, Cs. Marta, Zs. Kohari, M. Rencz, CMOS sensors for on-line thermal monitoring of VLSI circuits, IEEE Trans. Very Large Scale Integration (VLSI) Syst. 5 (3) (1997) [2] P. Krummenacher, H. Oguey, Smart temperature sensor in CMOS technology, Sens. Actuators A21 A23 (1990) [3] A.P. Chandrakasan, D.C. Daly, J. Kwong, Y.K. Ramadass, Next generation micropower systems, in: Proceedings of the IEEE Symposium on VLSI Circuits, Honolulu, USA, June 17 20, 2008, pp [7] M. Tuthill, A switched-current, switched-capacitor temperature sensor in 0.6-um CMOS, IEEE J. Solid-state Circuits 33 (7) (1998) [4] G. Wang, G.C.M. Meijer, The temperature characteristics of bipolar transistors fabricated in CMOS technology, Sens. Actuators A 87 (2000) [5] B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw Hill, [6] K. Ueno, T. Hirose, T. Asai, Y. Amemiya, CMOS smart sensor for monitoring the quality of perishables, IEEE J. Solid-state Circuits 42 (4) (2007) [8] A. Bakker, J.H. Huijsing, Micropower CMOS temperature sensor with digital output, IEEE J. Solid-state Circuits 31 (7) (1996) [9] G.C.M. Meijer, G. Wang, F. Fruett, Temperature sensors and voltage references implemented in CMOS technology, IEEE Sens. J. 1 (3) (2001) [10] Ken Ueno, Tetsuya Asai, Yoshihito Amemiya, Low-power temperature-to-frequency converter consisting of subthreshold CMOS circuits for integrated smart temperature sensor. Sensor and Actuators A 165(2011)

Sensors and Actuators A: Physical

Sensors and Actuators A: Physical Sensors and Actuators A 165 2011 132 137 Contents lists available at ScienceDirect Sensors and Actuators A: Physical journal homepage: www.elsevier.com/locate/sna Low-power temperature-to-frequency converter

More information

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s.

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. http:// DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. Shivam Mishra 1, K. Suganthi 2 1 Research Scholar in Mech. Deptt, SRM University,Tamilnadu 2 Asst.

More information

Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique

Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Juliet Abraham 1, Dr. B. Paulchamy 2 1 PG Scholar, Hindusthan institute of Technology, coimbtore-32, India 2 Professor and HOD,

More information

NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME

NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME Neeta Pandey 1, Kirti Gupta 2, Rajeshwari Pandey 3, Rishi Pandey 4, Tanvi Mittal 5 1, 2,3,4,5 Department of Electronics and Communication Engineering, Delhi Technological

More information

CMOS. High-resistance device consisting of subthreshold-operated CMOS differential pair

CMOS. High-resistance device consisting of subthreshold-operated CMOS differential pair ECT991 CMOS High-resistance device consisting of subthreshold-operated CMOS differential pair Shin ichi Asai, Ken Ueno, Tetsuya Asai, and Yoshihito Amemiya, (Hokkaido University) Abstract We propose a

More information

DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP

DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP 1 B. Praveen Kumar, 2 G.Rajarajeshwari, 3 J.Anu Infancia 1, 2, 3 PG students / ECE, SNS College of Technology, Coimbatore, (India)

More information

Low Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique

Low Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique Indian Journal of Science and Technology, Vol 9(5), DOI: 1017485/ijst/2016/v9i5/87178, Februaru 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Low Power Realization of Subthreshold Digital Logic

More information

Design of Gain Enhanced and Power Efficient Op- Amp for ADC/DAC and Medical Applications

Design of Gain Enhanced and Power Efficient Op- Amp for ADC/DAC and Medical Applications Indian Journal of Science and Technology, Vol 9(29), DOI: 10.17485/ijst/2016/v9i29/90885, August 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Design of Gain Enhanced and Power Efficient Op-

More information

Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop

Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop Shaik. Yezazul Nishath School Of Electronics Engineering (SENSE) VIT University Chennai, India Abstract This paper outlines

More information

VLSI Based Design of Low Power and Linear CMOS Temperature Sensor

VLSI Based Design of Low Power and Linear CMOS Temperature Sensor VLSI Based Design of Low Power and Linear CMOS Temperature Sensor Poorvi Jain 1, Pramod Kumar Jain 2 1 Research Scholar (M.Teh), Department of Electronics and Instrumentation,SGSIS, Indore 2 Associate

More information

Optimization of Digitally Controlled Oscillator with Low Power

Optimization of Digitally Controlled Oscillator with Low Power IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. I (Nov -Dec. 2015), PP 52-57 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Optimization of Digitally Controlled

More information

Phase Locked Loop Design for Fast Phase and Frequency Acquisition

Phase Locked Loop Design for Fast Phase and Frequency Acquisition Phase Locked Loop Design for Fast Phase and Frequency Acquisition S.Anjaneyulu 1,J.Sreepavani 2,K.Pramidapadma 3,N.Varalakshmi 4,S.Triven 5 Lecturer,Dept.of ECE,SKU College of Engg. & Tech.,Ananthapuramu

More information

Low Power Design of Successive Approximation Registers

Low Power Design of Successive Approximation Registers Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design

More information

Analysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition

Analysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition Analysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition P. K. Rout, B. P. Panda, D. P. Acharya and G. Panda 1 Department of Electronics and Communication Engineering, School of Electrical

More information

Comparison And Performance Analysis Of Phase Frequency Detector With Charge Pump And Voltage Controlled Oscillator For PLL In 180nm Technology

Comparison And Performance Analysis Of Phase Frequency Detector With Charge Pump And Voltage Controlled Oscillator For PLL In 180nm Technology IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 4, Ver. I (Jul - Aug. 2015), PP 22-30 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Comparison And Performance Analysis

More information

Concepts of Oscillators

Concepts of Oscillators Phase-Locked Loops Concepts of Oscillators Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Overview Readings B. Razavi, Design of Integrated Circuits for Optical Communications,

More information

A CMOS TEMPERATURE SENSOR WITH -60OC TO 150OC SENSING RANGE AND ±1.3OC INACCURACY

A CMOS TEMPERATURE SENSOR WITH -60OC TO 150OC SENSING RANGE AND ±1.3OC INACCURACY A CMOS EMPERAURE SENSOR WH -60OC O 150OC SENSNG RANGE AN ±1.3OC NACCURACY Subhra Chakraborty, Abhishek Pandey and Vijay Nath epartment of Electronics and Communication Engineering, Birla nstitute of echnology,

More information

High-Resistance Resistor Consisting of a Subthreshold CMOS Differential Pair

High-Resistance Resistor Consisting of a Subthreshold CMOS Differential Pair IEICE TRANS. ELECTRON., VOL.E93 C, NO.6 JUNE 2010 741 PAPER Special Section on Analog Circuits and Related SoC Integration Technologies High-Resistance Resistor Consisting of a Subthreshold CMOS Differential

More information

A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process

A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process Krishna B. Makwana Master in VLSI Technology, Dept. of ECE, Vishwakarma Enginnering College, Chandkheda,

More information

A Robust Oscillator for Embedded System without External Crystal

A Robust Oscillator for Embedded System without External Crystal Appl. Math. Inf. Sci. 9, No. 1L, 73-80 (2015) 73 Applied Mathematics & Information Sciences An International Journal http://dx.doi.org/10.12785/amis/091l09 A Robust Oscillator for Embedded System without

More information

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs International Journal of Research in Engineering and Innovation Vol-1, Issue-6 (2017), 60-64 International Journal of Research in Engineering and Innovation (IJREI) journal home page: http://www.ijrei.com

More information

A Study on the Characteristics of a Temperature Sensor with an Improved Ring Oscillator

A Study on the Characteristics of a Temperature Sensor with an Improved Ring Oscillator Proceedings of the World Congress on Electrical Engineering and Computer Systems and Science (EECSS 2015) Barcelona, Spain July 13-14, 2015 Paper No. 137 A Study on the Characteristics of a Temperature

More information

A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell

A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell Devi Singh Baghel 1, R.C. Gurjar 2 M.Tech Student, Department of Electronics and Instrumentation, Shri G.S. Institute of

More information

Sudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal

Sudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 45 Design and Performance Analysis of a Phase Locked Loop using Differential Voltage Controlled Oscillator Sudatta

More information

Design of a Voltage Reference based on Subthreshold MOSFETS

Design of a Voltage Reference based on Subthreshold MOSFETS Advances in ntelligent Systems Research (ASR), volume 14 17 nternational Conference on Electronic ndustry and Automation (EA 17) esign of a oltage Reference based on Subthreshold MOSFES an SH, Bo GAO*,

More information

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012 A Performance Comparison of Current Starved VCO and Source Coupled VCO for PLL in 0.18µm CMOS Process Rashmi K Patil, Vrushali G Nasre rashmikpatil@gmail.com, vrushnasre@gmail.com Abstract This paper describes

More information

CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC

CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit

More information

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2 ISSN 2277-2685 IJESR/October 2014/ Vol-4/Issue-10/682-687 Thota Keerthi et al./ International Journal of Engineering & Science Research DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN

More information

Low Power Phase Locked Loop Design with Minimum Jitter

Low Power Phase Locked Loop Design with Minimum Jitter Low Power Phase Locked Loop Design with Minimum Jitter Krishna B. Makwana, Prof. Naresh Patel PG Student (VLSI Technology), Dept. of ECE, Vishwakarma Engineering College, Chandkheda, Gujarat, India Assistant

More information

A Resistorless CMOS Non-Bandgap Voltage Reference

A Resistorless CMOS Non-Bandgap Voltage Reference A Resistorless CMOS Non-Bandgap Voltage Reference Mary Ashritha 1, Ebin M Manuel 2 PG Scholar [VLSI & ES], Dept. of ECE, Government Engineering College, Idukki, Kerala, India 1 Assistant Professor, Dept.

More information

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage

More information

Sensors & Transducers Published by IFSA Publishing, S. L.,

Sensors & Transducers Published by IFSA Publishing, S. L., Sensors & Transducers Published by IFSA Publishing, S. L., 208 http://www.sensorsportal.com Fully Differential Operation Amplifier Using Self Cascode MOSFET Structure for High Slew Rate Applications Kalpraj

More information

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016 ECEN474/704: (Analog) VLSI Circuit Design Fall 2016 Lecture 1: Introduction Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Turn in your 0.18um NDA form by Thursday Sep 1 No

More information

Chapter 1. Introduction

Chapter 1. Introduction EECS3611 Analog Integrated Circuit esign Chapter 1 Introduction EECS3611 Analog Integrated Circuit esign Instructor: Prof. Ebrahim Ghafar-Zadeh, Prof. Peter Lian email: egz@cse.yorku.ca peterlian@cse.yorku.ca

More information

C H A P T E R 5. Amplifier Design

C H A P T E R 5. Amplifier Design C H A P T E 5 Amplifier Design The Common-Source Amplifier v 0 = r ( g mvgs )( D 0 ) A v0 = g m r ( D 0 ) Performing the analysis directly on the circuit diagram with the MOSFET model used implicitly.

More information

A HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES

A HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES A HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES Aamna Anil 1 and Ravi Kumar Sharma 2 1 Department of Electronics and Communication Engineering Lovely Professional University, Jalandhar, Punjab, India

More information

Unit III FET and its Applications. 2 Marks Questions and Answers

Unit III FET and its Applications. 2 Marks Questions and Answers Unit III FET and its Applications 2 Marks Questions and Answers 1. Why do you call FET as field effect transistor? The name field effect is derived from the fact that the current is controlled by an electric

More information

Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits

Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits Arul C 1 and Dr. Omkumar S 2 1 Research Scholar, SCSVMV University, Kancheepuram, India. 2 Associate

More information

Lecture 7: Components of Phase Locked Loop (PLL)

Lecture 7: Components of Phase Locked Loop (PLL) Lecture 7: Components of Phase Locked Loop (PLL) CSCE 6933/5933 Instructor: Saraju P. Mohanty, Ph. D. NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages,

More information

ECEN474: (Analog) VLSI Circuit Design Fall 2011

ECEN474: (Analog) VLSI Circuit Design Fall 2011 ECEN474: (Analog) VLSI Circuit Design Fall 2011 Lecture 1: Introduction Sebastian Hoyos Analog & Mixed-Signal Center Texas A&M University Analog Circuit Sequence 326 2 Why is Analog Important? [Silva]

More information

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed

More information

Low Voltage Standard CMOS Opamp Design Techniques

Low Voltage Standard CMOS Opamp Design Techniques Low Voltage Standard CMOS Opamp Design Techniques Student name: Eliyahu Zamir Student number: 961339780 Course: ECE1352F Proffessor: Khoman Phang Page 1 of 18 1.Abstract In a never-ending effort to reduce

More information

VLSI Chip Design Project TSEK06

VLSI Chip Design Project TSEK06 VLSI Chip Design Project TSEK06 Project Description and Requirement Specification Version 1.1 Project: 100 MHz, 10 dbm direct VCO modulating FM transmitter Project number: 4 Project Group: Name Project

More information

A Novel High Efficient Six Stage Charge Pump

A Novel High Efficient Six Stage Charge Pump A Novel High Efficient Six Stage Charge Pump based PLL Ms. Monica.B.J.C (Student) Department of ECE (Applied Electronics), Dhanalakshmi Srinivasan college of Engineering, Coimbatore, India. Ms. Yamuna.J

More information

Low Power Wide Frequency Range Current Starved CMOS VCO in 180nm, 130nm and 90nm CMOS Technology

Low Power Wide Frequency Range Current Starved CMOS VCO in 180nm, 130nm and 90nm CMOS Technology International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 7, Issue 4 (May 2013), PP. 80-84 Low Power Wide Frequency Range Current Starved

More information

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam Georgia Institute of Technology School of Electrical and Computer Engineering Midterm Exam ECE-3400 Fall 2013 Tue, September 24, 2013 Duration: 80min First name Solutions Last name Solutions ID number

More information

Design of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer

Design of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer Design of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer Mr. Y.Satish Kumar M.tech Student, Siddhartha Institute of Technology & Sciences. Mr. G.Srinivas, M.Tech Associate

More information

Ultra-low Power Temperature Sensor

Ultra-low Power Temperature Sensor Ultra-low Power Temperature Sensor Pablo Aguirre and Conrado Rossi Instituto de Ing. Eléctrica, Facultad de Ingeniería Universidad de la República Montevideo, Uruguay. {paguirre,cra}@fing.edu.uy Abstract

More information

Behavioural Modeling and Simulation of a Switched-Current Phase Locked Loop

Behavioural Modeling and Simulation of a Switched-Current Phase Locked Loop Behavioural Modeling and Simulation of a Switched-Current Phase Locked Loop Peter R. Wilson, Reuben Wilcock, Bashir Al-Hashimi & Andrew D. Brown Electronic Systems Design Group prw@ecs.soton.ac.uk 1 Introduction

More information

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY Neha Bakawale Departmentof Electronics & Instrumentation Engineering, Shri G. S. Institute of

More information

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore

More information

Low Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage

Low Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage Low Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage Surbhi Kushwah 1, Shipra Mishra 2 1 M.Tech. VLSI Design, NITM College Gwalior M.P. India 474001 2

More information

A 23 nw CMOS ULP Temperature Sensor Operational from 0.2 V

A 23 nw CMOS ULP Temperature Sensor Operational from 0.2 V A 23 nw CMOS ULP Temperature Sensor Operational from 0.2 V Divya Akella Kamakshi 1, Aatmesh Shrivastava 2, and Benton H. Calhoun 1 1 Dept. of Electrical Engineering, University of Virginia, Charlottesville,

More information

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Sadeque Reza Khan Department of Electronic and Communication Engineering, National

More information

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3 IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 06, 2015 ISSN (online): 2321-0613 A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati

More information

A sub-1 V nanopower temperature-compensated sub-threshold CMOS voltage reference with 0.065%/V line sensitivity

A sub-1 V nanopower temperature-compensated sub-threshold CMOS voltage reference with 0.065%/V line sensitivity INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS Int. J. Circ. Theor. Appl. (2013) Published online in Wiley Online Library (wileyonlinelibrary.com)..1950 A sub-1 V nanopower temperature-compensated

More information

Efficient VCO using FinFET

Efficient VCO using FinFET Indian Journal of Science and Technology, Vol 8(S2), 262 270, January 2015 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 DOI:.10.17485/ijst/2015/v8iS2/67807 Efficient VCO using FinFET Siddharth Saxena

More information

ISSN:

ISSN: High Frequency Power Optimized Ring Voltage Controlled Oscillator for 65nm CMOS Technology NEHA K.MENDHE 1, M. N. THAKARE 2, G. D. KORDE 3 Department of EXTC, B.D.C.O.E, Sevagram, India, nehakmendhe02@gmail.com

More information

Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits Design of Analog CMOS Integrated Circuits Behzad Razavi Professor of Electrical Engineering University of California, Los Angeles H Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco

More information

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M. Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.

More information

A CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE

A CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE A CMOS CURRENT CONTROLLED RING OSCILLATOR WI WIDE AND LINEAR TUNING RANGE Abstract Ekachai Leelarasmee 1 1 Electrical Engineering Department, Chulalongkorn University, Bangkok 10330, Thailand Tel./Fax.

More information

Implementation of Full Adder using Cmos Logic

Implementation of Full Adder using Cmos Logic ISSN: 232-9653; IC Value: 45.98; SJ Impact Factor:6.887 Volume 5 Issue VIII, July 27- Available at www.ijraset.com Implementation of Full Adder using Cmos Logic Ravika Gupta Undergraduate Student, Dept

More information

Double Stage Domino Technique: Low- Power High-Speed Noise-tolerant Domino Circuit for Wide Fan-In Gates

Double Stage Domino Technique: Low- Power High-Speed Noise-tolerant Domino Circuit for Wide Fan-In Gates Double Stage Domino Technique: Low- Power High-Speed Noise-tolerant Domino Circuit for Wide Fan-In Gates R Ravikumar Department of Micro and Nano Electronics, VIT University, Vellore, India ravi10ee052@hotmail.com

More information

A Novel Low Power Profile for Mixed-Signal Design of SARADC

A Novel Low Power Profile for Mixed-Signal Design of SARADC Electrical and Electronic Engineering 2012, 2(2): 82-87 DOI: 10.5923/j.eee.20120202.15 A Novel Low Power Profile for Mixed-Signal Design of SARADC Saeed Roshani 1,*, Sobhan Roshani 1, Mohammad B. Ghaznavi

More information

Phase Locked Loop using VLSI Technology for Wireless Communication

Phase Locked Loop using VLSI Technology for Wireless Communication Phase Locked Loop using VLSI Technology for Wireless Communication Tarde Chaitali Chandrakant 1, Prof. V.P.Bhope 2 1 PG Student, Department of Electronics and telecommunication Engineering, G.H.Raisoni

More information

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology Swetha Velicheti, Y. Sandhyarani, P.Praveen kumar, B.Umamaheshrao Assistant Professor, Dept. of ECE, SSCE, Srikakulam, A.P.,

More information

DAT175: Topics in Electronic System Design

DAT175: Topics in Electronic System Design DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable

More information

A fast programmable frequency divider with a wide dividing-ratio range and 50% duty-cycle

A fast programmable frequency divider with a wide dividing-ratio range and 50% duty-cycle A fast programmable frequency divider with a wide dividing-ratio range and 50% duty-cycle Mo Zhang a), Syed Kamrul Islam b), and M. Rafiqul Haider c) Department of Electrical & Computer Engineering, University

More information

Analysis of New Dynamic Comparator for ADC Circuit

Analysis of New Dynamic Comparator for ADC Circuit RESEARCH ARTICLE OPEN ACCESS Analysis of New Dynamic Comparator for ADC Circuit B. Shiva Kumar *, Fazal Noorbasha**, K. Vinay Kumar ***, N. V. Siva Rama Krishna. T**** * (Student of VLSI Systems Research

More information

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852 IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Design and Performance analysis of Low power CMOS Op-Amp Anand Kumar Singh *1, Anuradha 2, Dr. Vijay Nath 3 *1,2 Department of

More information

Assoc. Prof. Dr. Burak Kelleci

Assoc. Prof. Dr. Burak Kelleci DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING ANALOG-TO-DIGITAL AND DIGITAL- TO-ANALOG CONVERTERS Assoc. Prof. Dr. Burak Kelleci Fall 2018 OUTLINE Nyquist-Rate DAC Thermometer-Code Converter Hybrid

More information

Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Based on GDI Technique

Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Based on GDI Technique Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Based on GDI Technique Mohd Shahid M.Tech Student Al-Habeeb College of Engineering and Technology. Abstract Arithmetic logic unit (ALU) is an

More information

An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications

An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band

More information

DESIGNING A NEW RING OSCILLATOR FOR HIGH PERFORMANCE APPLICATIONS IN 65nm CMOS TECHNOLOGY

DESIGNING A NEW RING OSCILLATOR FOR HIGH PERFORMANCE APPLICATIONS IN 65nm CMOS TECHNOLOGY DESIGNING A NEW RING OSCILLATOR FOR HIGH PERFORMANCE APPLICATIONS IN 65nm CMOS TECHNOLOGY *Yusuf Jameh Bozorg and Mohammad Jafar Taghizadeh Marvast Department of Electrical Engineering, Mehriz Branch,

More information

Design and Implementation of Phase Locked Loop using Current Starved Voltage Controlled Oscillator in GPDK 90nM

Design and Implementation of Phase Locked Loop using Current Starved Voltage Controlled Oscillator in GPDK 90nM International Journal of Advanced Research Foundation Website: www.ijarf.com, Volume 2, Issue 7, July 2015) Design and Implementation of Phase Locked Loop using Starved Voltage Controlled Oscillator in

More information

CMOS Current Starved Voltage Controlled Oscillator Circuit for a Fast Locking PLL

CMOS Current Starved Voltage Controlled Oscillator Circuit for a Fast Locking PLL IEEE INDICON 2015 1570186537 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 60 61 62 63

More information

-55 C TO 170 C HIGH LINEAR VOLTAGE REFERENCES CIRCUITRY IN 0.18µm CMOS TECHNOLOGY. Joseph Tzuo-sheng Tsai and Herming Chiueh

-55 C TO 170 C HIGH LINEAR VOLTAGE REFERENCES CIRCUITRY IN 0.18µm CMOS TECHNOLOGY. Joseph Tzuo-sheng Tsai and Herming Chiueh Nice, Côte d Azur, France, 7-9 September 006-55 C TO 170 C HIGH LINEAR VOLTAGE REFERENCES CIRCUITRY IN 8µm CMOS TECHNOLOGY Joseph Tzuo-sheng Tsai and Herming Chiueh Nanoelectronics and Infotronic Systems

More information

Low Voltage SC Circuit Design with Low - V t MOSFETs

Low Voltage SC Circuit Design with Low - V t MOSFETs Low Voltage SC Circuit Design with Low - V t MOSFETs Seyfi S. azarjani and W. Martin Snelgrove Department of Electronics, Carleton University, Ottawa Canada K1S-56 Tel: (613)763-8473, E-mail: seyfi@doe.carleton.ca

More information

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology IJIRST International Journal for Innovative Research in Science & Technology Volume 2 Issue 10 March 2016 ISSN (online): 2349-6010 An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS

More information

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

Design and Analysis of High Gain Differential Amplifier Using Various Topologies Design and Analysis of High Gain Amplifier Using Various Topologies SAMARLA.SHILPA 1, J SRILATHA 2 1Assistant Professor, Dept of Electronics and Communication Engineering, NNRG, Ghatkesar, Hyderabad, India.

More information

MODELLING OF A CURRENT CONTROLLED OSCILLATOR

MODELLING OF A CURRENT CONTROLLED OSCILLATOR Lebanese Science Journal, Vol. 6, No., 005 93 MODELLING OF A CURRENT CONTROLLED OSCILLATOR R. Maghrebi and M. Masmoudi GMS: Group of Micro-technology and System-on-chip, Department of Electrical Engineering,

More information

TECHNO INDIA BATANAGAR (DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING) QUESTION BANK- 2018

TECHNO INDIA BATANAGAR (DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING) QUESTION BANK- 2018 TECHNO INDIA BATANAGAR (DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING) QUESTION BANK- 2018 Paper Setter Detail Name Designation Mobile No. E-mail ID Raina Modak Assistant Professor 6290025725 raina.modak@tib.edu.in

More information

Tuesday, February 1st, 9:15 12:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo

Tuesday, February 1st, 9:15 12:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo Bandgap references, sampling switches Tuesday, February 1st, 9:15 12:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Outline Tuesday, February 1st 11.11

More information

Design and Simulation of Low Dropout Regulator

Design and Simulation of Low Dropout Regulator Design and Simulation of Low Dropout Regulator Chaitra S Kumar 1, K Sujatha 2 1 MTech Student, Department of Electronics, BMSCE, Bangalore, India 2 Assistant Professor, Department of Electronics, BMSCE,

More information

DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS

DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,

More information

International Journal of Modern Trends in Engineering and Research e-issn No.: , Date: 2-4 July, 2015

International Journal of Modern Trends in Engineering and Research  e-issn No.: , Date: 2-4 July, 2015 International Journal of Modern Trends in Engineering and Research www.ijmter.com e-issn No.:2349-9745, Date: 2-4 July, 2015 Design of Voltage Controlled Oscillator using Cadence tool Sudhir D. Surwase

More information

A Simple On-Chip Automatic Tuning Circuit for Continuous-Time Filter

A Simple On-Chip Automatic Tuning Circuit for Continuous-Time Filter Int. J. Communications, Network and System Sciences, 010, 3, 66-71 doi:10.436/ijcns.010.31009 Published Online January 010 (http://www.scirp.org/journal/ijcns/). A Simple On-Chip Automatic Tuning Circuit

More information

PG Scholar, Electronics (VLSI Design), PEC University of Technology, Chandigarh, India

PG Scholar, Electronics (VLSI Design), PEC University of Technology, Chandigarh, India A Low Power 4 Bit Successive Approximation Analog-To-Digital Converter Using 180nm Technology Jasbir Kaur 1, Praveen Kumar 2 1 Assistant Professor, ECE Department, PEC University of Technology, Chandigarh,

More information

Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier

Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier A dissertation submitted in partial fulfillment of the requirement for the award of degree of Master of Technology in VLSI Design

More information

DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY

DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY Silpa Kesav 1, K.S.Nayanathara 2 and B.K. Madhavi 3 1,2 (ECE, CVR College of Engineering, Hyderabad, India) 3 (ECE, Sridevi Women s Engineering

More information

Index. bias current, 61, 145 critical, 61, 64, 108, 161 start-up, 109 bilinear function, 11, 43, 167

Index. bias current, 61, 145 critical, 61, 64, 108, 161 start-up, 109 bilinear function, 11, 43, 167 Bibliography 1. W. G. Cady. Method of Maintaining Electric Currents of Constant Frequency, US patent 1,472,583, filed May 28, 1921, issued Oct. 30, 1923. 2. G. W. Pierce, Piezoelectric Crystal Resonators

More information

Effect of Current Feedback Operational Amplifiers using BJT and CMOS

Effect of Current Feedback Operational Amplifiers using BJT and CMOS Effect of Current Feedback Operational Amplifiers using BJT and CMOS 1 Ravi Khemchandani ; 2 Ashish Nipane Singh & 3 Hitesh Khanna Research Scholar in Dronacharya College of Engineering Gurgaon Abstract

More information

On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI

On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI ELEN 689 606 Techniques for Layout Synthesis and Simulation in EDA Project Report On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital

More information

Lecture 23: PLLs. Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class

Lecture 23: PLLs. Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 23: PLLs Announcements Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class Open book open notes Project

More information

Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems

Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems 1 Eun-Jung Yoon, 2 Kangyeob Park, 3* Won-Seok Oh 1, 2, 3 SoC Platform Research Center, Korea Electronics Technology

More information

An Ultra-Low Power CMOS PTAT Current Source

An Ultra-Low Power CMOS PTAT Current Source An Ultra-Low Power CMOS PTAT Current Source Carlos Christoffersen Department of Electrical Engineering Lakehead University Thunder Bay, ON P7B 5E1, Canada Email: c.christoffersen@ieee.org Greg Toombs Department

More information

A Review of Phase Locked Loop Design Using VLSI Technology for Wireless Communication.

A Review of Phase Locked Loop Design Using VLSI Technology for Wireless Communication. A Review of Phase Locked Loop Design Using VLSI Technology for Wireless Communication. PG student, M.E. (VLSI and Embedded system) G.H.Raisoni College of Engineering and Management, A nagar Abstract: The

More information

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407 Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,

More information

A Low Power High Sensitivity CMOS Multivibrator Based Voltage to Frequency Convertor

A Low Power High Sensitivity CMOS Multivibrator Based Voltage to Frequency Convertor A Low Power High Sensitivity CMOS Multivibrator Based Voltage to Frequency Convertor Lesni.P. S 1, Rooha Razmid Ahamed 2 Student, Department of Electronics and Communication, RSET, Kochi, India 1 Assistant

More information

6-Bit Charge Scaling DAC and SAR ADC

6-Bit Charge Scaling DAC and SAR ADC 6-Bit Charge Scaling DAC and SAR ADC Meghana Kulkarni 1, Muttappa Shingadi 2, G.H. Kulkarni 3 Associate Professor, Department of PG Studies, VLSI Design and Embedded Systems, VTU, Belgavi, India 1. M.Tech.

More information