Implementation of Different Architectures of Forward 4x4 Integer DCT For H.264/AVC Encoder
|
|
- Edgar Nash
- 5 years ago
- Views:
Transcription
1 Implementtion of Different Architectures of Forwrd 4x4 Integer DCT For H.64/AVC Encoder Bunji Antoinette Ringnyu, Ali Tngel, Emre Krulut 3 Koceli University, Institute of Science nd Technology, Koceli, Turkey unjintoinetteringnyu@gmil.com Koceli University, Deprtment of Electronics nd Communiction Engineering, Koceli, Turkey tngel@koceli.edu.tr 3 YONGATEK, Teknoprk Istnul, Turkey emre.krulut.dde@gmil.com Astrct This pper presents n overview nd different implementtions of the 4x4 Integer Discrete Cosine Trnsform (DCT) used for the H.64 stndrd, lso presenting the Utiliztion Report nd the Mximum Operting Frequency for ech implementtion. The H.64 stndrd specifies the use of Integer DCT to decompose the results of inter prediction nd intr prediction from sptil to Frequency Domin. We implemented the -D direct multipliction, the -D (utterfly) method nd the -D multipliction with dders. With these implementtions, the results show tht -D with dders nd -D implementtions outperform the direct -D multipliction. However, the -D with dders uses fewer resources thn the -D utterfly nd still chieves reltively high frequency. Keywords H.64/AVC, Integer DCT, Imge Compression, VHDL. Introduction Since the 990s, imge compression hs experienced significntly high progress. From the H.6 nd JPEG used in the 980s, to the MPEG- nd MPEG- used in the 990s. With the populrity internet got in the 000s, stndrds like MPEG-4, H.64 or MPEG- Prt 0/AVC, MP4 nd HEVC sprung up. Of ll the stndrds mentioned ove, H.64 stndrd is the most widely used codec. Compred to previous stndrds, H.64 provides higher compression of out 50% over wide rnge of it rtes nd high video resolutions. Although its coding lgorithms re sed on the sme lock-sed motion compenstion nd trnsform sed sptil coding frmework of prior video coding stndrds, the H.64 hs mny innovtions compred to the older stndrds []; such s hyrid predictive/trnsforms coding of intr frmes nd integer trnsforms. Sme s the existing stndrds, AVC encoding is ccomplished through mny locks which include Motion Estimtion nd Motion Compenstion, Intr prediction, Trnsform nd Quntiztion, Inverse Trnsform nd Quntiztion, nd Entropy Encoder. Fig. shows lock digrm of H.64/AVC encoder scheme []. The Motion Estimtion module is used to identify nd eliminte temporry redundncies tht exist etween individul frmes. It involves use of motion vectors tht descries the trnsformtion of the video /imge from one dimension to the next. Motion vectors my e pplied to the whole imge in which cse we hve glol motion estimtion or on prts of the imge in which it ecomes locl motion estimtion or even per pixel Motion Compenstion (MC) will decode the imge tht is encoded y Motion Estimtion [], [3]. The input to the inter prediction nd intr prediction locks re mcrolocks. These locks re encoded in either inter or intr mode. In inter mode, prediction is formed y motioncompensted prediction or two reference picture(s) selected from the set of list 0 nd/or list reference pictures [4]. In instnces where motion estimtion cnnot e exploited, intr mode is used to eliminte sptil redundncies y ttempting to predict the current lock y extrpolting the neighoring from djcent locks in defined set of djcent directions. Fig.. Digrm of AVC encoding scheme. [3]
2 To decompose the results of inter prediction nd intr prediction from sptil to Frequency Domin, integer DCT is used. This is usully chieved through the use of 4X4 DCT. In the cse of mcrolock coded in 6 6 intr prediction mode, its lum pixels re first trnsformed using the 4 4 DCT nd s second step, gthered 4 4 DC coefficients lock is trnsformed gin using 4 4 Hdmrd trnsform [5].The coefficients from the Trnsform lock re quntized to remove unimportnt informtion, llowing only significnt coefficients for representing the residul frme. At the level of the trnsformtion lock, over ll precision of integers coefficients re reduced, leding to the elimintion of high frequency coefficients. There re severl ppers [6, 7, 9, 0] discussing hrdwre implementtion of Trnsform nd Quntiztion. In this pper we will focus on the Trnsform lock. The core trnsform mtrix is 4x4 mtrix which cn e implemented using -D mtrix multipliction or the populr utterfly lgorithm which is -D using dditions, sutrctions nd shift opertions long rows then long columns. In ddition to the two methods used ove, implement the 4x4 DCT using -D multiplictions with ddition opertions only nd the finl results from the three rchitectures compred to see which of them uses less resources. These rchitectures re implemented using VHDL. The rest of the pper is mde of section, which presents n overview of H.64 Trnsform lgorithm. Section 3 presents the implementtion of the three different rchitectures for the 4x4 Integer DCT Block. The synthesis nd results re presented in section 4. The pper is concluded with section 5.. Overview of H.64 Trnsform In the AVC stndrd, the residul frme of the prediction, which is the difference of the originl frme nd the predicted frme, is prtitioned into fixed-size of mcrolocks. A mcrolock is composed of 6 6 luminnce(y) smples, 8 8 chrom lue(c) smples, nd 8 8 chrom red(cr) smples in the cse of 4::0 chrom susmpling formt. A ock digrm of these three smple locks is shown in Fig. three different trnsforms used in H.64/AVC. According to the lock digrm of H.64 trnsform component s illustrted in Fig. 4, the residue is trnsformed using integer DCT. In the 6 6 Intrprediction mode, DC coefficients of ll trnsformed residul locks re grouped into n rry of 4 4 efore eing sent to Hdmrd trnsform. Detils of these processes re descried in mthemticl models in section Forwrd Trnsforms DCT hs een used in oth previous stndrds (like the 8x8 DCT) nd existing stndrds of imge compression (like the Integer DCT used in H.64 nd H.65). The H.64/AVC is sed on 4x4 Integer DCT Fig. 3. Block digrm of H.64 Trnsform Component tht cn e computed exctly with integer rithmetic in order to void inverse trnsform mismtch prolems. There re two types of 4x4 integer trnsforms for the residul coding. The first one is for luminnce residul locks nd is descried y () []. Y = CXC T () Where X is the 4x4 residul input of the Trnsform lock nd C is specified y C = c c c _ c = /, = / cos( π / 8), c = / cos(3π /8) This cn e fctorized s Y = (CXC T ) E () Fig.. Processing order of locks in mcrolock[3] At su-mcrolock level, mcrolocks re sudivided into su-locks of 4 4 smples for encoding. Due to the 3 different smples, there re C = d d d d E =
3 Where E is mtrix of scling fctors. The symol mens tht ech component of CXC T is multiplied y the corresponding coefficient in E. To reduce hrdwre implementtion of the trnsform, the constnt d is pproximted y 0.5 nd the constnt y /5. The finl forwrd trnsform expression ecomes [3], []: C f = Y = (CfXCf T ) Ef (3) E f / = / /4 / / /4 / / /4 / / /4 So, the scling mtrix Ef cn e incorported into the quntiztion process. Then CfXC T f ecomes the core of -D integer forwrd trnsform. This cn e computed y using two -D trnsforms. The first -D is pplied to the rows of the incoming residue. The second -D is then pplied on the columns. This is wht is populrly known s utterfly lgorithm. Since the 4x4 trnsform mtrix hs only, -,, - s coefficients, its utterfly is s shown elow: Fig.. Butterfly Digrm of 4x4 Integers DCT.. Implementtion of 4x4 DCT Trnsform There re severl ppers discussing on the VLSI implementtion of -D integer trnsform for H.64.Thus, implementtion of fst -D trnsform cn e clssified into two ctegories: row/column decomposition (-D) pproch nd direct -D pproch. Though direct -D requires more resources, it is implemented to e used for comprison with other rchitectures. Also, the -D is implemented with full dders only. Then, the Butterfly is lso implemented. 3. Direct -D Multipliction This is implemented y using norml Mtrix multipliction with Finite Stte Mchine (FSM). This FSM consists of the sttes INITIALIZATION, then MULT which performs the first mtrix multipliction of eqution () which is C*X nd finlly, stte MULT which performs the second trnsform. All the other rchitectures re implemented using similr sttes. 3. -D Multipliction with Adders Fig.. Butterfly Digrm of 4x4 Integers DCT Hdmrd Trnsform The other kind of trnsform is Hdmrd Trnsform (HT). It is pplied to the luminnce DC terms in 6x6 intr prediction mode. The Hdmrd trnsform is defined y eqution (4) H f = Y = HXH T (4) The Hdmrd trnsform mtrix is very similr to the Forwrd trnsform mtrix with the only difference eing, the in forwrd trnsform is eing replced with in the Hdmrd trnsform. The utterfly of the Hdmrd is s shown elow : Unlike performing multipliction directly, this rchitecture is implemented y replcing multiplictions (*) with full dders. This is ccomplished with the help of the conctention opertor in VHDL. 3.3 Implementtion of -D-Trnsform using - D pproch. This is ccomplished y firstly performing the utterfly lgorithm on the rows. The trnspose of the resulting out is tken nd the send utterfly lgorithm is tken. This second utterfly is performed on the columns. A finl trnspose is tken to otin the required output. The lock digrm of this stge is s shown elow: Fig.. Block of the Integer DCT using the -D pproch.
4 4. Results nd Discussions The implementtion is done oth with VHDL nd Mtl s explined elow. Firstly, the Residue vlues re generted in Mtl nd written to dumper ( text file). The Residue vlues re then red from the dumper to Mtl nd VHDL, then the lgorithms executed. The results from the Trnsform lock re gin dumped to two seprte text files nd lstly, compred to e sure tht the results were the sme. The whole process of generting Residue vlues to compring is s depicted in Fig. 7. This process ws repeted for different sets of dt, just to confirm the lgorithms were working correctly nd no its were lost especilly in VHDL. Finlly, synthesis ws done to vıew the Utiliztion Anlysis nd Mximum Frequency supported y ech rchitecture. The results re presented in Tle. The -D direct multipliction does the opertion with multipliers using 0 Slice LUTs nd 45 Slice Registers. The rchitecture lso hs mximum operting frequency of 5 MHz. This confirms the resons why multipliers re -D integer DCT implemented with full dders cn still e used in H.64/AVC encoders. 5. Conclusion This pper hs given the Mximum Frequency nd Resource usge improvements for the -D Integer DCT in H.64 encoder. The -D with dders nd - D rchitectures chieved higher Mximum frequency (out 33.3 %), which is higher thn the - D with multipliers. Even though the two rchitectures hve reltively higher frequencies, the -D with dders uses less hrdwre resources. With this mximum frequency chieved nd low hrdwre utıliztion cpilities, the -D rchitectures with dders cn lso e used in systems where the - D rchitecture especilly in rel-time pplictions such s moile communiction nd video rodcsting. Even though the D implementtion is not lwys used, the one implemented here cn still e used in low frequency systems like Video Compression for storge devices like DVDs, nd Digitl signl processing. 6. Acknowledgement We will like to thnk Mr. Muhmmed Aslm for his constnt support during this project nd the entire stff of YONGA TEK, TEKNOPARK Istnul, for providing suitle environment for this reserch. Fig.. Block digrm of the synthesis nd simultion processes discourged in the implementtion of Integer DCT. They use more resources nd operte t low frequencies.the -D just s expected uses less resources (66 Slice LUTs nd 730 Slice Registers) nd mximum frequency of 00MHz). The -D with dders on the other hnd chieves the sme mximum frequency s the -D method (00 MHz), using even the lest resources (794 Slice LUTs nd 4 Slice Registers). Tle. Synthesis Report of the Three Different Architectures Architecture Slice LUTs Slice Registers Mximum operting Frequency Direct -D Multipliction MHz -D Multipliction With Adders MHz The -D Approch MHz The use of -D integer DCT is generlly not dvisle ecuse for the hrdwre resources they consume. But it cn e seen from the tle ove tht, 7. References [] Meihu Gu et l, Hrdwre Prototyping for Vrious Trnsforms in H.64 High Profile, Journl of Informtion & Computtionl Science, 0, pp [] Thoms Wiegnd nd Gry J. Sullivn, The H.64/MPEG4 Advnced Video Coding Stndrd nd its Applictions, IEEE SIGNAL PROCESSING MAGAZINE, Agust 006, pp [3] H.S.Mrver, A.Hllpuro, M.Krczewicz nd L.kerofsky, Low Complexity Trnsform nd Quntistion in H.64/AVC IEEE Trnsctions on circuits nd systems for video technology, vol. 3, No 7, July, 003, pp [4] I.E.G Richrdson, H.64 nd MPEG-4 Video Compression,pulished y John Wiley nd sons, West Sussex, UK, 003 [5] Meihu Gu et l, Hrdwre Prototyping for Vrious Trnsforms in H.64 High Profile, Journl of Informtion & Computtionl Science, 0, pp [6] H.S.Mrver, A.Hllpuro, M.Krczewicz nd L.kerofsky, Low Complexity Trnsform nd Quntistion in H.64/AVC IEEE Trnsctions on circuits nd systems for video
5 technology, vol. 3, No 7, July, 003, pp [7] Meihu Gu et l, Hrdwre Prototyping for Vrious Trnsforms in H.64 High Profile, Journl of Informtion & Computtionl Science, 0, pp [8] H. Klv nd J.B.Lee, The VC- nd H.64 Video Compression Stndrds for Brodnd Video Services, Springer, New York, USA, 008. [9] Chrles S. Luoy, Mqele M. Dlodlo, Gerhrd De. Jger, nd Keith L.Ferguson, Optimiztion of 4x4 Integer DCT in H.64/AVC Encoder, Council for Scientific nd Industril Reserch. [0] Drft ITU-T Recommendtion nd Finl Drft Interntionl Stndrd of Joint Video Specifiction, ITU-TRec.H.64 nd ISO/IEC AVC,003. [] I.E.G.Richrdson, H.64 nd MPEG4 Video Compression-Video Coding for Next Genertion Multimedi,NewYork:Wiley,003. [] Xun-Tu Trn nd Vn-Hun Trn, An Efficient Architecture of Forwrd Trnsforms nd Quntiztionfor H.64/AVC Codecs, Journl on Electronics nd Communictions, Vol., No., April June, 0, pp. - 9.
CHAPTER 2 LITERATURE STUDY
CHAPTER LITERATURE STUDY. Introduction Multipliction involves two bsic opertions: the genertion of the prtil products nd their ccumultion. Therefore, there re two possible wys to speed up the multipliction:
More informationINSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad
Hll Ticket No Question Pper Code: AEC009 INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigl, Hyderd - 500 043 MODEL QUESTION PAPER Four Yer B.Tech V Semester End Exmintions, Novemer - 2018 Regultions:
More informationTo provide data transmission in indoor
Hittite Journl of Science nd Engineering, 2018, 5 (1) 25-29 ISSN NUMBER: 2148-4171 DOI: 10.17350/HJSE19030000074 A New Demodultor For Inverse Pulse Position Modultion Technique Mehmet Sönmez Osmniye Korkut
More informationArea-Time Efficient Digit-Serial-Serial Two s Complement Multiplier
Are-Time Efficient Digit-Seril-Seril Two s Complement Multiplier Essm Elsyed nd Htem M. El-Boghddi Computer Engineering Deprtment, Ciro University, Egypt Astrct - Multipliction is n importnt primitive
More informationMixed CMOS PTL Adders
Anis do XXVI Congresso d SBC WCOMPA l I Workshop de Computção e Aplicções 14 20 de julho de 2006 Cmpo Grnde, MS Mixed CMOS PTL Adders Déor Mott, Reginldo d N. Tvres Engenhri em Sistems Digitis Universidde
More informationDIGITAL multipliers [1], [2] are the core components of
World Acdemy of Science, Engineering nd Technology 9 8 A Reduced-Bit Multipliction Algorithm for Digitl Arithmetic Hrpreet Singh Dhillon nd Ahijit Mitr Astrct A reduced-it multipliction lgorithm sed on
More informationSolutions to exercise 1 in ETS052 Computer Communication
Solutions to exercise in TS52 Computer Communiction 23 Septemer, 23 If it occupies millisecond = 3 seconds, then second is occupied y 3 = 3 its = kps. kps If it occupies 2 microseconds = 2 6 seconds, then
More informationDesign and implementation of a high-speed bit-serial SFQ adder based on the binary decision diagram
INSTITUTE OFPHYSICS PUBLISHING Supercond. Sci. Technol. 16 (23) 1497 152 SUPERCONDUCTORSCIENCE AND TECHNOLOGY PII: S953-248(3)67111-3 Design nd implementtion of high-speed it-seril SFQ dder sed on the
More informationExperimental Application of H Output-Feedback Controller on Two Links of SCARA Robot
INTERNATIONAL JOURNAL OF CONTROL, AUTOMATION AND SYSTEMS VOL.5 NO. Jnury 6 ISSN 65-877 (Print) ISSN 65-885 (Online) http://www.reserchpu.org/journl/jc/jc.html Experimentl Appliction of H Output-Feedck
More informationSequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12
9//2 Sequentil (2) ENGG5 st Semester, 22 Dr. Hden So Deprtment of Electricl nd Electronic Engineering http://www.eee.hku.hk/~engg5 Snchronous vs Asnchronous Sequentil Circuit This Course snchronous Sequentil
More informationLATEST CALIBRATION OF GLONASS P-CODE TIME RECEIVERS
LATEST CALIBRATION OF GLONASS P-CODE TIME RECEIVERS A. Fos 1, J. Nwroci 2, nd W. Lewndowsi 3 1 Spce Reserch Centre of Polish Acdemy of Sciences, ul. Brtyc 18A, 00-716 Wrsw, Polnd; E-mil: fos@c.ww.pl; Tel.:
More informationInterference Cancellation Method without Feedback Amount for Three Users Interference Channel
Open Access Librry Journl 07, Volume, e57 ISSN Online: -97 ISSN Print: -9705 Interference Cncelltion Method without Feedbc Amount for Three Users Interference Chnnel Xini Tin, otin Zhng, Wenie Ji School
More informationTh ELI1 09 Broadband Processing of West of Shetland Data
Th ELI 9 Brodnd Processing of West of Shetlnd Dt R. Telling* (Dolphin Geophysicl Limited), N. Riddlls (Dolphin Geophysicl Ltd), A. Azmi (Dolphin Geophysicl Ltd), S. Grion (Dolphin Geophysicl Ltd) & G.
More informationAN ANALYSIS ON SYNTHETIC APERTURE RADAR DATA AND ENHANCEMENT OF RECONSTRUCTED IMAGES
AN ANALYSIS ON SYNTHETIC APERTURE RADAR DATA AND ENHANCEMENT OF RECONSTRUCTED IMAGES Cihn Erş e-mil: ers@eh.itu.edu.tr Istnul Technicl University, Fculty of Electricl nd Electronics Engineering, Deprtment
More informationDesign and Development of 8-Bits Fast Multiplier for Low Power Applications
IACSIT Interntionl Journl of Engineering nd Technology, Vol. 4, No. 6, Decemer 22 Design nd Development of 8-Bits Fst Multiplier for Low Power Applictions Vsudev G. nd Rjendr Hegdi, Memer, IACSIT proportionl
More informationCS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates
Bsic Logic Gtes : Computer Architecture I Boolen Algebr Instructor: Prof. Bhgi Nrhri Dept. of Computer Science Course URL: www.ses.gwu.edu/~bhgiweb/cs35/ Digitl Logic Circuits We sw how we cn build the
More informationStudy on SLT calibration method of 2-port waveguide DUT
Interntionl Conference on Advnced Electronic cience nd Technology (AET 206) tudy on LT clibrtion method of 2-port wveguide DUT Wenqing Luo, Anyong Hu, Ki Liu nd Xi Chen chool of Electronics nd Informtion
More information& Y Connected resistors, Light emitting diode.
& Y Connected resistors, Light emitting diode. Experiment # 02 Ojectives: To get some hndson experience with the physicl instruments. To investigte the equivlent resistors, nd Y connected resistors, nd
More informationChapter 2 Literature Review
Chpter 2 Literture Review 2.1 ADDER TOPOLOGIES Mny different dder rchitectures hve een proposed for inry ddition since 1950 s to improve vrious spects of speed, re nd power. Ripple Crry Adder hve the simplest
More informationMulti-beam antennas in a broadband wireless access system
Multi-em ntenns in rodnd wireless ccess system Ulrik Engström, Mrtin Johnsson, nders Derneryd nd jörn Johnnisson ntenn Reserch Center Ericsson Reserch Ericsson SE-4 84 Mölndl Sweden E-mil: ulrik.engstrom@ericsson.com,
More informationMath Circles Finite Automata Question Sheet 3 (Solutions)
Mth Circles Finite Automt Question Sheet 3 (Solutions) Nickols Rollick nrollick@uwterloo.c Novemer 2, 28 Note: These solutions my give you the nswers to ll the prolems, ut they usully won t tell you how
More informationSubword Permutation Instructions for Two-Dimensional Multimedia Processing in MicroSIMD Architectures
Suword Permuttion Instructions for Two-Dimensionl Multimedi Processing in MicroSIMD rchitectures Ruy. Lee Princeton University rlee@ee.princeton.edu strct MicroSIMD rchitectures incorporting suword prllelism
More informationOn the Description of Communications Between Software Components with UML
On the Description of Communictions Between Softwre Components with UML Zhiwei An Dennis Peters Fculty of Engineering nd Applied Science Memoril University of Newfoundlnd St. John s NL A1B 3X5 zhiwei@engr.mun.c
More informationRedundancy Data Elimination Scheme Based on Stitching Technique in Image Senor Networks
Sensors & Trnsducers 204 by IFSA Publishing, S. L. http://www.sensorsportl.com Redundncy Dt Elimintion Scheme Bsed on Stitching Technique in Imge Senor Networks hunling Tng hongqing Technology nd Business
More informationDiscontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)
ICs for Cssette, Cssette Deck ANN, ANN Puse Detection s of Rdio Cssette, Cssette Deck Overview The ANN nd the ANN re the puse detection integrted circuits which select the progrm on the cssette tpe. In
More informationA Development of Earthing-Resistance-Estimation Instrument
A Development of Erthing-Resistnce-Estimtion Instrument HITOSHI KIJIMA Abstrct: - Whenever erth construction work is done, the implnted number nd depth of electrodes hve to be estimted in order to obtin
More informationA New Algorithm to Compute Alternate Paths in Reliable OSPF (ROSPF)
A New Algorithm to Compute Alternte Pths in Relile OSPF (ROSPF) Jin Pu *, Eric Mnning, Gholmli C. Shoj, Annd Srinivsn ** PANDA Group, Computer Science Deprtment University of Victori Victori, BC, Cnd Astrct
More informationABSTRACT. We further show that using pixel variance for flat field correction leads to errors in cameras with good factory calibration.
Quntittive evlution of the ccurcy nd vrince of individul pixels in scientific CMOS (scmos) cmer for computtionl imging Shigeo Wtne*, Teruo Tkhshi, Keith Bennett Systems Division, Hmmtsu Photonics K.K.
More informationMETHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin
METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN Inventor: Brin L. Bskin 1 ABSTRACT The present invention encompsses method of loction comprising: using plurlity of signl trnsceivers to receive one or
More informationTIME: 1 hour 30 minutes
UNIVERSITY OF AKRON DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 4400: 34 INTRODUCTION TO COMMUNICATION SYSTEMS - Spring 07 SAMPLE FINAL EXAM TIME: hour 30 minutes INSTRUCTIONS: () Write your nme
More informationABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC
User Mnul ntelligent nstlltion Systems A B 1 2 3 4 5 6 7 8 30 ma 30 ma n = AC Un = 230 V AC 30 ma 9 10 11 12 C ABB STOTZ-KONTAKT Appliction Softwre Current Vlue Threshold/1 Contents Pge 1 Device Chrcteristics...
More informationOn the Effectivity of Different Pseudo-Noise and Orthogonal Sequences for Speech Encryption from Correlation Properties
On the Effectivity of Different Pseudo-Noise nd Orthogonl Sequences for Speech Encryption from Correltion Properties V. Anil Kumr, Ahijit Mitr nd S. R. Mhdev Prsnn Astrct We nlyze the effectivity of different
More informationApril 9, 2000 DIS chapter 10 CHAPTER 3 : INTEGRATED PROCESSOR-LEVEL ARCHITECTURES FOR REAL-TIME DIGITAL SIGNAL PROCESSING
April 9, 2000 DIS chpter 0 CHAPTE 3 : INTEGATED POCESSO-LEVEL ACHITECTUES FO EAL-TIME DIGITAL SIGNAL POCESSING April 9, 2000 DIS chpter 3.. INTODUCTION The purpose of this chpter is twofold. Firstly, bsic
More informationThe Discussion of this exercise covers the following points:
Exercise 4 Bttery Chrging Methods EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the different chrging methods nd chrge-control techniques commonly used when chrging Ni-MI
More informationA Simple Approach to Control the Time-constant of Microwave Integrators
5 VOL., NO.3, MA, A Simple Approch to Control the Time-constnt of Microwve Integrtors Dhrmendr K. Updhyy* nd Rkesh K. Singh NSIT, Division of Electronics & Communiction Engineering New Delhi-78, In Tel:
More informationDataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)
The slides contin revisited mterils from: Peter Mrwedel, TU Dortmund Lothr Thiele, ETH Zurich Frnk Vhid, University of liforni, Riverside Dtflow Lnguge Model Drsticlly different wy of looking t computtion:
More informationConvolutional Networks. Lecture slides for Chapter 9 of Deep Learning Ian Goodfellow
Convolutionl Networks Lecture slides for Chpter 9 of Deep Lerning In Goodfellow 2016-09-12 Convolutionl Networks Scle up neurl networks to process very lrge imges / video sequences Sprse connections Prmeter
More informationThe Math Learning Center PO Box 12929, Salem, Oregon Math Learning Center
Resource Overview Quntile Mesure: Skill or Concept: 300Q Model the concept of ddition for sums to 10. (QT N 36) Model the concept of sutrction using numers less thn or equl to 10. (QT N 37) Write ddition
More informationDesign and Modeling of Substrate Integrated Waveguide based Antenna to Study the Effect of Different Dielectric Materials
Design nd Modeling of Substrte Integrted Wveguide bsed Antenn to Study the Effect of Different Dielectric Mterils Jgmeet Kour 1, Gurpdm Singh 1, Sndeep Ary 2 1Deprtment of Electronics nd Communiction Engineering,
More informationDesign of FPGA-Based Rapid Prototype Spectral Subtraction for Hands-free Speech Applications
Design of FPGA-Bsed Rpid Prototype Spectrl Subtrction for Hnds-free Speech Applictions Sryut Amornwongpeeti *, Nobutk Ono *, nd Mongkol Ekpnypong * Principles of Informtics Reserch Division, Ntionl Institute
More informationEngineer-to-Engineer Note
Engineer-to-Engineer Note EE-297 Technicl notes on using Anlog Devices DSPs, processors nd development tools Visit our Web resources http://www.nlog.com/ee-notes nd http://www.nlog.com/processors or e-mil
More informationRegular languages can be expressed as regular expressions.
Regulr lnguges cn e expressed s regulr expressions. A generl nondeterministic finite utomton (GNFA) is kind of NFA such tht: There is unique strt stte nd is unique ccept stte. Every pir of nodes re connected
More informationA New Stochastic Inner Product Core Design for Digital FIR Filters
MATEC Web of Conferences, (7) DOI:./ mtecconf/7 CSCC 7 A New Stochstic Inner Product Core Design for Digitl FIR Filters Ming Ming Wong,, M. L. Dennis Wong, Cishen Zhng, nd Ismt Hijzin Fculty of Engineering,
More informationCHAPTER 3 AMPLIFIER DESIGN TECHNIQUES
CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olid-stte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers.
More informationMAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES
MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES Romn V. Tyshchuk Informtion Systems Deprtment, AMI corportion, Donetsk, Ukrine E-mil: rt_science@hotmil.com 1 INTRODUCTION During the considertion
More informationSimulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability
Interntionl Journl of cience, Engineering nd Technology Reserch (IJETR), olume 4, Issue 1, October 15 imultion of Trnsformer Bsed Z-ource Inverter to Obtin High oltge Boost Ability A.hnmugpriy 1, M.Ishwry
More informationFPGA Based Five-Phase Sinusoidal PWM Generator
22 IEEE Interntionl Conference on Power nd Energy (PECon), 25 Decemer 22, Kot Kinlu Sh, Mlysi FPGA Bsed FivePhse Sinusoidl PWM Genertor Tole Sutikno Dept. of Electricl Engineering Universits Ahmd Dhln
More informationImproved Ensemble Empirical Mode Decomposition and its Applications to Gearbox Fault Signal Processing
IJCSI Interntionl Journl of Computer Science Issues, Vol. 9, Issue, No, Novemer ISSN (Online): 9- www.ijcsi.org 9 Improved Ensemle Empiricl Mode Decomposition nd its Applictions to Gerox Fult Signl Processing
More informationAutomatic Synthesis of Compressor Trees: Reevaluating Large Counters
Automtic Snthesis of Compressor Trees: Reevluting Lrge Counters Aj K. Verm AjKumr.Verm@epfl.ch Polo Ienne Polo.Ienne@epfl.ch Ecole Poltechnique Fédérle de Lusnne (EPFL) School of Computer nd Communiction
More informationISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5
21.5 A 1.1GHz Chrge-Recovery Logic Visvesh Sthe, Jung-Ying Chueh, Mrios Ppefthymiou University of Michign, Ann Aror, MI Boost Logic is chrge-recovery circuit fmily cple of operting t GHz-clss frequencies
More informationHardware Implementation of Image Compression Technique using Wavelet
Interntionl Journl of Electronics Communiction nd Computer Engineering Technovision-2014: 1st Interntionl Conference t SITS, Nrhe, Pune on April 5-6, 2014 Hrdwre Implementtion of Imge Compression Technique
More informationAnalysis of circuits containing active elements by using modified T - graphs
Anlsis of circuits contining ctive elements using modified T - grphs DALBO BOLEK *) nd EA BOLKOA**) Deprtment of Telecommunictions *) dioelectronics **) Brno Universit of Technolog Purknov 8, 6 Brno CECH
More informationHomework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week
Announcements Homework #1 due Mondy t 6pm White drop ox in Student Lounge on the second floor of Cory Tuesdy ls cncelled next week Attend your other l slot Books on reserve in Bechtel Hmley, 2 nd nd 3
More informationAsynchronous Data-Driven Circuit Synthesis
Asynchronous Dt-Driven Circuit Synthesis Sm Tylor, Doug Edwrds, Luis A Pln, Senior Memer, IEEE nd Luis A. Trzon D., Student Memer, IEEE Astrct A method is descried for synthesising synchronous circuits
More informationThis is a repository copy of Effect of power state on absorption cross section of personal computer components.
This is repository copy of Effect of power stte on bsorption cross section of personl computer components. White Rose Reserch Online URL for this pper: http://eprints.whiterose.c.uk/10547/ Version: Accepted
More informationModeling of Inverter Fed Five Phase Induction Motor using V/f Control Technique
Interntionl Journl of Current Engineering nd Technology E-ISSN 2277 4106, P-ISSN 2347 161 201INPRESSCO, All Rights Reserved Avilble t http://inpressco.com/ctegory/ijcet Reserch Article Modeling of Inverter
More informationColor gamut reduction techniques for printing with custom inks
Color gmut reduction techniques for printing with custom inks Sylvin M. CHOSSON *, Roger D. HERSCH * Ecole Polytechnique Fédérle de usnne (EPF) STRCT Printing with custom inks is of interest oth for rtistic
More informationLogic Design of Elementary Functional Operators in Quaternary Algebra
Interntionl Journl of Computer Theory nd Engineering, Vol. 8, No. 3, June 206 Logic Design of Elementry unctionl Opertors in Quternry Alger Asif iyz, Srh Nhr Chowdhury, nd Khndkr Mohmmd Ishtik Astrct Multivlued
More information(1) Non-linear system
Liner vs. non-liner systems in impednce mesurements I INTRODUCTION Electrochemicl Impednce Spectroscopy (EIS) is n interesting tool devoted to the study of liner systems. However, electrochemicl systems
More informationControl of high-frequency AC link electronic transformer
Control of high-frequency AC link electronic trnsformer H. Krishnswmi nd V. Rmnrynn Astrct: An isolted high-frequency link AC/AC converter is termed n electronic trnsformer. The electronic trnsformer hs
More informationAvailable online at ScienceDirect. Procedia Engineering 89 (2014 )
Aville online t www.sciencedirect.com ScienceDirect Procedi Engineering 89 (2014 ) 411 417 16th Conference on Wter Distriution System Anlysis, WDSA 2014 A New Indictor for Rel-Time Lek Detection in Wter
More informationProceedings of Meetings on Acoustics
Proceedings of Meetings on Acoustics Volume 19, 2013 http://cousticlsociety.org/ ICA 2013 Montrel Montrel, Cnd 2-7 June 2013 Signl Processing in Acoustics Session 4SP: Sensor Arry Bemforming nd Its Applictions
More informationPRO LIGNO Vol. 11 N pp
THE INFLUENCE OF THE TOOL POINT ANGLE AND FEED RATE ON THE DELAMINATION AT DRILLING OF PRE-LAMINATED PARTICLEBOARD Mihi ISPAS Prof.dr.eng. Trnsilvni University of Brsov Fculty of Wood Engineering Address:
More informationD I G I TA L C A M E R A S PA RT 4
Digitl Cmer Technologies for Scientific Bio-Imging. Prt 4: Signl-to-Noise Rtio nd Imge Comprison of Cmers Yshvinder Shrwl, Solexis Advisors LLC, Austin, TX, USA B I O G R A P H Y Yshvinder Shrwl hs BS
More informationA Practical DPA Countermeasure with BDD Architecture
A Prcticl DPA Countermesure with BDD Architecture Toru Akishit, Msnou Ktgi, Yoshikzu Miyto, Asmi Mizuno, nd Kyoji Shiutni System Technologies Lortories, Sony Corportion, -7- Konn, Minto-ku, Tokyo 8-75,
More informationEE Controls Lab #2: Implementing State-Transition Logic on a PLC
Objective: EE 44 - Controls Lb #2: Implementing Stte-rnsition Logic on PLC ssuming tht speed is not of essence, PLC's cn be used to implement stte trnsition logic. he dvntge of using PLC over using hrdwre
More informationStudent Book SERIES. Patterns and Algebra. Name
E Student Book 3 + 7 5 + 5 Nme Contents Series E Topic Ptterns nd functions (pp. ) identifying nd creting ptterns skip counting completing nd descriing ptterns predicting repeting ptterns predicting growing
More informationUse of compiler optimization of software bypassing as a method to improve energy efficiency of exposed data path architectures
Guzm et l. EURASIP Journl on Emedded Systems 213, 213:9 RESEARCH Open Access Use of compiler optimiztion of softwre ypssing s method to improve energy efficiency of exposed dt pth rchitectures Vldimír
More informationY9.ET1.3 Implementation of Secure Energy Management against Cyber/physical Attacks for FREEDM System
Y9.ET1.3 Implementtion of Secure Energy ngement ginst Cyber/physicl Attcks for FREED System Project Leder: Fculty: Students: Dr. Bruce cillin Dr. o-yuen Chow Jie Dun 1. Project Gols Develop resilient cyber-physicl
More informationTwo-layer slotted-waveguide antenna array with broad reflection/gain bandwidth at millimetre-wave frequencies
Two-lyer slotted-wveguide ntenn rry with rod reflection/gin ndwidth t millimetre-wve frequencies S.-S. Oh, J.-W. Lee, M.-S. Song nd Y.-S. Kim Astrct: A 24 24 slotted-wveguide rry ntenn is presented in
More informationInformation-Coupled Turbo Codes for LTE Systems
Informtion-Coupled Turbo Codes for LTE Systems Lei Yng, Yixun Xie, Xiowei Wu, Jinhong Yun, Xingqing Cheng nd Lei Wn rxiv:709.06774v [cs.it] 20 Sep 207 Abstrct We propose new clss of informtion-coupled
More informationmac profile Configuration Guide Adobe Photoshop CS/CC Sawgrass Virtuoso SG400/SG800 Macintosh v
mc profile Mcintosh 10.5-10.10 Configurtion Guide Adoe Photoshop CS/CC Swgrss Virtuoso SG400/SG800 v20150427 Configurtion Guide - Photoshop CS/CC Swgrss SG400/800 Before proceeding, ensure the correct
More informationExperiment 3: Non-Ideal Operational Amplifiers
Experiment 3: Non-Idel Opertionl Amplifiers Fll 2009 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output
More informationDYE SOLUBILITY IN SUPERCRITICAL CARBON DIOXIDE FLUID
THERMAL SCIENCE, Yer 2015, Vol. 19, No. 4, pp. 1311-1315 1311 DYE SOLUBILITY IN SUPERCRITICAL CARBON DIOXIDE FLUID by Jun YAN, Li-Jiu ZHENG *, Bing DU, Yong-Fng QIAN, nd Fng YE Lioning Provincil Key Lbortory
More informationAll-optical busbar differential protection scheme for electric power systems
All-opticl usr differentil protection scheme for electric power systems M Nsir +, A Dysko, P. Niewczs, G Fusiek Institute for Energy nd Environment, Electronic nd Electricl Enginering Deprtment. University
More informationMarkov mode-multiplexing mode in OFDM outphasing transmitters
Crro et l. EURASIP Journl on Wireless Communictions nd Networking 18 18:36 https://doi.org/1.1186/s13638-18-141-5 RESEARCH Open Access Mrkov mode-multiplexing mode in OFDM outphsing trnsmitters Pedro L.
More informationResearch on Local Mean Decomposition Algorithms in Harmonic and Voltage Flicker Detection of Microgrid
Sensors & Trnsducers 23 by IFSA http://www.sensorsportl.com Reserch on Locl Men Decomposition Algorithms in Hrmonic nd Voltge Flicer Detection of Microgrid Wensi CAO, Linfei LIU School of Electric Power,
More informationPerformance Monitoring Fundamentals: Demystifying Performance Assessment Techniques
Simplifying PID Control. Optimizing Plnt Performnce. Performnce Monitoring Fundmentls: Demystifying Performnce Assessment Techniques Roert C. Rice, PhD Rchelle R. Jyringi Dougls J. Cooper, PhD Control
More informationAddress for Correspondence
Mrndn et l., Interntionl Journl of Advnced Engineering Technology E-ISSN 0976-3945 Reserch Pper A LATTICE REDUCTION-AIDED INFORMATION PRECODER FOR MULTIUSER COMMUNICATION SYSTEM S. Mrndn, N. Venteswrn
More informationHigh Speed On-Chip Interconnects: Trade offs in Passive Termination
High Speed On-Chip Interconnects: Trde offs in Pssive Termintion Rj Prihr University of Rochester, NY, USA prihr@ece.rochester.edu Abstrct In this pper, severl pssive termintion schemes for high speed
More informationApplication of Wavelet De-noising in Vibration Torque Measurement
IJCSI Interntionl Journl of Computer Science Issues, Vol. 9, Issue 5, No 3, September 01 www.ijcsi.org 9 Appliction of Wvelet De-noising in Vibrtion orque Mesurement Ho Zho 1 1 Jixing University, Jixing,
More informationExample. Check that the Jacobian of the transformation to spherical coordinates is
lss, given on Feb 3, 2, for Mth 3, Winter 2 Recll tht the fctor which ppers in chnge of vrible formul when integrting is the Jcobin, which is the determinnt of mtrix of first order prtil derivtives. Exmple.
More informationDESIGN OF CONTINUOUS LAG COMPENSATORS
DESIGN OF CONTINUOUS LAG COMPENSATORS J. Pulusová, L. Körösi, M. Dúbrvská Institute of Robotics nd Cybernetics, Slovk University of Technology, Fculty of Electricl Engineering nd Informtion Technology
More informationAvailable online at ScienceDirect. 6th CIRP International Conference on High Performance Cutting, HPC2014
Aville online t www.sciencedirect.com ScienceDirect Procedi CIRP 4 ( 4 ) 76 8 6th CIRP Conference on High Performnce Cutting, HPC4 Investigting Eccentricity Effects in Turn-Milling Opertions Emre Uysl,Umut
More informationSynchronous Generator Line Synchronization
Synchronous Genertor Line Synchroniztion 1 Synchronous Genertor Line Synchroniztion Introduction One issue in power genertion is synchronous genertor strting. Typiclly, synchronous genertor is connected
More informationFuzzy Logic Controller for Three Phase PWM AC-DC Converter
Journl of Electrotechnology, Electricl Engineering nd Mngement (2017) Vol. 1, Number 1 Clusius Scientific Press, Cnd Fuzzy Logic Controller for Three Phse PWM AC-DC Converter Min Muhmmd Kml1,, Husn Ali2,b
More informationPerformance Comparison between Network Coding in Space and Routing in Space
Performnce omprison etween Network oding in Spce nd Routing in Spce Yunqing Ye, Xin Hung, Ting Wen, Jiqing Hung nd lfred Uwitonze eprtment of lectronics nd Informtion ngineering, Huzhong University of
More informationExperiment 3: Non-Ideal Operational Amplifiers
Experiment 3: Non-Idel Opertionl Amplifiers 9/11/06 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output
More informationUniversity of Dayton Research Institute Dayton, Ohio, Materials Laboratory Wright Patterson AFB, Ohio,
LEAKY PLATE WAVE INSPECTION OF BIAXIAL COMPOSITES Richrd W. Mrtin University of Dyton Reserch Institute Dyton, Ohio, 45469-0001 Dle E. Chimenti Mterils Lortory Wright Ptterson AFB, Ohio, 45433-6533 INTRODUCTION
More informationUnderstanding Basic Analog Ideal Op Amps
Appliction Report SLAA068A - April 2000 Understnding Bsic Anlog Idel Op Amps Ron Mncini Mixed Signl Products ABSTRACT This ppliction report develops the equtions for the idel opertionl mplifier (op mp).
More informationOpen Access A Novel Parallel Current-sharing Control Method of Switch Power Supply
Send Orders for Reprints to reprints@enthmscience.e 170 The Open Electricl & Electronic Engineering Journl, 2014, 8, 170-177 Open Access A Novel Prllel Current-shring Control Method of Switch Power Supply
More informationExponential-Hyperbolic Model for Actual Operating Conditions of Three Phase Arc Furnaces
Americn Journl of Applied Sciences 6 (8): 1539-1547, 2009 ISSN 1546-9239 2009 Science Publictions Exponentil-Hyperbolic Model for Actul Operting Conditions of Three Phse Arc Furnces 1 Mhdi Bnejd, 2 Rhmt-Allh
More informationCSI-SF: Estimating Wireless Channel State Using CSI Sampling & Fusion
CSI-SF: Estimting Wireless Chnnel Stte Using CSI Smpling & Fusion Riccrdo Crepldi, Jeongkeun Lee, Rul Etkin, Sung-Ju Lee, Robin Krvets University of Illinois t Urbn-Chmpign Hewlett-Pckrd Lbortories Emil:{rcrepl,rhk}@illinoisedu,
More informationExercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION
Exercise 1-1 The Sine Wve EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the notion of sine wve nd how it cn be expressed s phsor rotting round the center of circle. You
More informationEliminating Non-Determinism During Test of High-Speed Source Synchronous Differential Buses
Eliminting Non-Determinism During of High-Speed Source Synchronous Differentil Buses Abstrct The t-speed functionl testing of deep sub-micron devices equipped with high-speed I/O ports nd the synchronous
More informationGeometric quantities for polar curves
Roerto s Notes on Integrl Clculus Chpter 5: Bsic pplictions of integrtion Section 10 Geometric quntities for polr curves Wht you need to know lredy: How to use integrls to compute res nd lengths of regions
More informationA COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE
A COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE Mster Thesis Division of Electronic Devices Deprtment of Electricl Engineering Linköping University y Timmy Sundström LITH-ISY-EX--05/3698--SE
More informationDomination and Independence on Square Chessboard
Engineering nd Technology Journl Vol. 5, Prt, No. 1, 017 A.A. Omrn Deprtment of Mthemtics, College of Eduction for Pure Science, University of bylon, bylon, Irq pure.hmed.omrn@uobby lon.edu.iq Domintion
More informationSynchronous Machine Parameter Measurement
Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions
More informationApplication of Feed Forward Neural Network to Differential Protection of Turbogenerator
16th NATIONAL POWER SYSTEMS CONFERENCE, 15th-17th DECEMBER, 21 464 Appliction of Feed Forwrd Neurl Network to Differentil Protection of Turbogenertor Amrit Sinh Dept. of Electricl Engg., Ntionl Institute
More information