Engineer-to-Engineer Note
|
|
- Nora Flynn
- 5 years ago
- Views:
Transcription
1 Engineer-to-Engineer Note EE-297 Technicl notes on using Anlog Devices DSPs, processors nd development tools Visit our Web resources nd or e-mil or for technicl support. Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors Contributed by Joe B. Rev. 3 November 21, 2007 Introduction This EE-Note discusses the methodology for estimting totl verge power consumption of ADSP- BF534, ADSP-BF536, nd ADSP-BF537 Blckfin embedded processors. The ADSP-BF536 Blckfin processor is low-power derivtive of the ADSP-BF537 processor nd is referred to s low-power processor in this document. The ADSP-BF537 processors cn run t fster internl clock speeds nd re referred to s high-performnce processors in this document. The ADSP-BF534 processor cn be either low-power (400 MHz models) or high-performnce (500 MHz models). The term Blckfin refers to ll vritions of processors ddressed by this document. Power estimtes re bsed on chrcteriztion dt mesured over power supply voltge, core frequency (CCLK), nd junction temperture (T J ). The intent of this document is to ssist bord designers in estimting their power budget for power supply design nd therml relief designs using Blckfin processors. These processors feture dynmic power mngement control, llowing the regultion of pplied core voltge (V DDINT ) from n externl I/O source (V DDEXT ). The rnges for these supplies differ depending on the prt being used. The totl power consumption of the Blckfin processor is the sum of the power consumed for both of the power supply domins, V DDINT nd V DDEXT. Plese consult the following sections of the ADSP-BF534/ADSP-BF536/ADSP-BF537 Blckfin Embedded Processor Dt Sheet [1] for detils specific to discussions throughout this EE-Note: See the Recommended Operting Conditions section for detils regrding V DDINT nd V DDEXT rnges. See the Timing Specifictions section for detils regrding required V DDINT vlues to support the desired CCLK. See the Ordering Guide section for comprehensive list of the vrious speed nd temperture grde models vilble for ADSP-BF534, ADSP-BF536, nd ADSP-BF537 Blckfin processors. Copyright 2007, Anlog Devices, Inc. All rights reserved. Anlog Devices ssumes no responsibility for customer product design or the use or ppliction of customers products or for ny infringements of ptents or rights of others which my result from Anlog Devices ssistnce. All trdemrks nd logos re property of their respective holders. Informtion furnished by Anlog Devices pplictions nd development tools engineers is believed to be ccurte nd relible, however no responsibility is ssumed by Anlog Devices regrding technicl ccurcy nd topiclity of the content provided in Anlog Devices Engineer-to-Engineer Notes.
2 Estimting Internl Power Consumption The totl power consumption due to internl circuitry (on the V DDINT supply) is the sum of the sttic power component nd dynmic power component of the processor s core logic. The dynmic portion of the internl power depends on the instruction execution sequence, the dt opernds involved, nd the instruction rte. The sttic portion of the internl power is function of temperture nd voltge; it is not relted to processor ctivity. Anlog Devices provides current consumption figures nd scling fctors for discrete dynmic ctivity levels. System ppliction code cn be mpped to these discrete numbers to estimte the dynmic portion of the internl power consumption for Blckfin processors in given ppliction. Internl Power Vector Definitions The following power vector definitions define the dynmic ctivity levels tht pply to the internl power vectors shown in Tble 1. I DD-IDLE - V DDINT supply current for idle ctivity. Idle ctivity is the core executing the IDLE instruction only, with no core memory ccesses, no DMA, nd no interrupts. I DD-NOP - V DDINT supply current for no-op ctivity. No-op ctivity is the core executing the NOP instruction only, with no core memory ccesses, no DMA, nd no interrupts. This is useful mesurement for softwre-implemented dely loops. I DD-APP - V DDINT supply current for specific ppliction s ctivity. This ctivity is the core executing n ppliction comprised of 30% dul-mac instructions nd 70% lod-store nd no-op instructions. All instructions nd dt re locted in L1 SRAM, nd peripherls re not enbled. I DD-TYP - V DDINT supply current for typicl ctivity. Typicl ctivity is the core executing n ppliction comprised of 75% dul-mac instructions nd 25% dul-alu instructions. All instructions nd dt re locted in L1 SRAM, nd peripherls re not enbled. This is the test vector used for the dissiption numbers found in the dt-sheet. I DD-HIGH - V DDINT supply current for high ctivity. High ctivity is the core executing n ppliction comprised entirely of dul-mac instructions. All instructions nd dt re locted in L1 SRAM, nd peripherls re disbled. I DD-PEAK - V DDINT supply current for pek ctivity. Pek ctivity is the core executing 100% dul-mac instructions fetched from internl memory, with memory DMA moving dt pttern from L1 Dt A memory to L1 Dt B memory. The bit pttern toggles ll bits in ech ccess. The test code used to mesure I DD-PEAK represents worst-cse processor opertion. This ctivity level is not sustinble under norml ppliction conditions. Estimting I DDINT Dynmic Current, I DD-DYN There re two steps required to estimte dynmic power consumption due to internl circuitry (i.e., on the V DDINT supply). The first step is to determine the dynmic bseline current, nd the second step is to determine the percentge of ctivity for ech discrete power vector with respect to the entire ppliction. Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors (EE-297) Pge 2 of 15
3 I DD Bseline Dynmic Current, I DD-BASELINE-DYN The grph for the Blckfin processors bseline dynmic current (I DD-BASELINE-DYN ) is shown in Figure 1. The I DD-BASELINE-DYN vlue is derived using the I DD-TYP dynmic ctivity level vs. core frequency. Ech curve in the grph represents bseline I DDINT dynmic current for specified power supply setting. Using the curve specific to the ppliction, I DD-BASELINE-DYN for the V DDINT power supply domin cn be estimted t the CCLK of the processor in the ppliction. For exmple, with V DDINT t 1.2 V nd CCLK t 400 MHz, the corresponding I DD-BASELINE-DYN for the V DDINT power supply domin would be pproximtely 120 ma. ADSP-BF534/6/7 Idd Dynmic Typicl (I DD-BASELINE-DYN ) Current (ma) V 1.35V 1.30V 1.25V 1.20V 1.15V 1.10V 1.05V 1.00V 0.95V 0.90V 0.85V 0.80V Core Clock Frequency (MHz) Figure 1. Bseline I DDINT Dynmic Current Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors (EE-297) Pge 3 of 15
4 I DD Dynmic Current Running Your Appliction Tble 1 lists the scling fctors for ech ctivity level, which re used to estimte the dynmic current for ech specific ppliction. With knowledge of the progrm flow nd n estimte of the percentge of time spent t ech ctivity level, system developers cn use I DD-BASELINE-DYN vlues shown in Figure 1 nd the corresponding ctivity scling fctors (ASF) from Tble 1 to determine the dynmic portion of the internl current (I DD-DYN ) for ech Blckfin processor in system. Power Vector I DD-PEAK 1.33 I DD-HIGH 1.29 I DD-TYP 1.00 I DD-APP 0.88 I DD-NOP 0.72 I DD-IDLE 0.43 Tble 1. Internl Power Vectors nd Dynmic Scling Fctors Activity Scling Fctor (ASF) The dynmic current consumption for Blckfin processor in specific ppliction is clculted ccording to Eqution 1, where % is the percentge of the overll time tht the ppliction spends in tht stte: Eqution 1. Internl Dynmic Current (I DD-DYN ) ( % Pek ctivity level x I DD-PEAK ASF x I DD-BASELINE-DYN ) ( % High ctivity level x I DD-HIGH ASF x I DD-BASELINE-DYN ) ( % Typ. ctivity level x I DD-TYP ASF x I DD-BASELINE-DYN ) ( % App. ctivity level x I DD-APP ASF x I DD-BASELINE-DYN ) ( % NOP ctivity level x I DD-NOP ASF x I DD-BASELINE-DYN ) + ( % Idle ctivity level x I DD-IDLE ASF x I DD-BASELINE-DYN ) Totl Dynmic Current for V DDINT (I DD-DYN ) For exmple, fter profiling the ppliction code for prticulr system, ctivity is determined to be proportioned s shown in Figure 2. Figure 2. Internl System Activity Levels (10% Pek Activity Level) (20% High Activity Level) (50% Typ. Activity Level) (10% App. Activity Level) (10% NOP Activity Level) + (0% Idle Activity Level) 100% Activity Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors (EE-297) Pge 4 of 15
5 Using the ASF provided for ech ctivity level in Tble 1 (nd with V DDINT t 1.2 V nd CCLK t 400 MHz), vlue for the dynmic portion of the internl current consumption of single processor cn be estimted s follows: Figure 3. Internl Dynmic Current Estimtion (10% x 1.33 x 120) (20% x 1.29 x 120) (50% x 1.00 x 120) (10% x 0.88 x 120) (10% x 0.72 x 120) + (0% x 0.43 x 120) I DD-DYN = ma = ~113 ma The totl estimted dynmic current on the V DDINT supply in this exmple is ~113 ma. Estimting I DDINT Sttic Current, I DD-DEEPSLEEP Deep Sleep mode for Blckfin processors is when power is pplied to the core nd L1 memories, but ll clocks re turned off. In this mode, the sttic current (I DD-DEEPSLEEP ) mesurement cn be tken, which is the sttic component of overll verge dissiption. Grphs for I DD-DEEPSLEEP for the Blckfin processors re shown in Figure 4 (high-performnce processors) nd in Figure 5 (low-power processors). Sttic current on the V DDINT power supply domin is function of junction temperture (T J ) nd voltge, but it is not function of frequency or ctivity level. Therefore, unlike the dynmic portion of the internl current, I DD-DEEPSLEEP need not be clculted for ech discrete ctivity level or power vector. Using the I DD-DEEPSLEEP curve corresponding to the ppliction (i.e., t specific V DDINT ), I DD-DEEPSLEEP cn be estimted vs. T J of the Blckfin processor. Appendix A discusses the methodology for estimting T J. This process involves knowing the totl power profile for the processor; therefore, this process will be itertive to rrive t finl clcultion for expected power dissiption. For exmple, in n ppliction with V DDINT t 1.2 V nd high-performnce Blckfin processor t T J of +100 o C, the corresponding I DD-DEEPSLEEP for the V DDINT power supply domin would be pproximtely 375 ma. Similrly, in n ppliction with V DDINT t 1.2 V nd low-power Blckfin processor t T J of +100 o C, the corresponding I DD-DEEPSLEEP for the V DDINT power supply domin would be pproximtely 100 ma. The sttic power of the Blckfin processor is constnt for given voltge nd temperture. Therefore, it is simply dded to the totl estimted dynmic current when clculting the totl power consumption due to the internl circuitry of the Blckfin processor. Note tht the I DD-DEEPSLEEP currents shown in Figure 4 nd Figure 5 represent the worse-cse sttic current s mesured cross the wfer fbriction process for highperformnce nd low-power devices, respectively. Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors (EE-297) Pge 5 of 15
6 Figure 4. High-Performnce I DD_DEEPSLEEP Sttic Current Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors (EE-297) Pge 6 of 15
7 Figure 5. Low-Power I DD_DEEPSLEEP Sttic Current Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors (EE-297) Pge 7 of 15
8 Estimting Totl I DDINT Current The totl current consumption due to the internl core circuitry (I DDINT ) is the sum of the dynmic current component nd the sttic current component, s shown in Eqution 2. Eqution 2. Internl Core Current (I DDINT ) Clcultion I DDINT = I DD-DYN + I DD-DEEPSLEEP Continuing with the exmple of the Blckfin processor operting t 1.2 V nd 400 MHz (nd with the code s profiled), ssume tht the resulting T J is estimted to be +100 o C. The totl I DDINT consumed by the high-performnce processor core under these conditions would be: Eqution 3. I DDINT Estimtion (High-Performnce) I DDINT = = 492 ma The sme estimte for the low-power processor core would be: Eqution 4. I DDINT Estimtion (Low-Power) I DDINT = = 254 ma Totl Estimted Internl Power, P DDINT The resulting internl power consumption (P DDINT ) is given by Eqution 5. Eqution 5. Internl Power (P DDINT ) Clcultion P DDINT = V DDINT x I DDINT Using Eqution 5, the totl estimted internl power consumed by the high-performnce processor in the ppliction described in this exmple would be: Eqution 6. P DDINT Estimtion (High-Performnce) P DDINT = 1.20V x 492 ma = 590 mw The sme estimte for the low-power processor would be: Eqution 7. P DDINT Estimtion (Low-Power) P DDINT = 1.20V x 254 ma = 305 mw Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors (EE-297) Pge 8 of 15
9 Estimting Externl Power Consumption Externl power consumption (on the V DDEXT supply) is dependent on the enbled peripherls in given system. Ech unique group of peripherl pins contributes to piece of the overll externl power, bsed upon severl prmeters: O - The number of output pins tht switch during ech cycle f - The mximum frequency t which the output pins cn switch V DDEXT - The voltge swing of the output pins C L - The lod cpcitnce of the output pins U - The utiliztion fctor (the percentge of time tht the peripherl is on nd running) In ddition to the input cpcitnce of ech device connected to n output, the totl cpcitnce (C L ) should include the cpcitnce of the processor pin itself (C OUT ), which is driving the lod. Eqution 8 shows how to clculte the verge externl current (I DDEXT ) using the bove prmeters: Eqution 8. Externl Current (I DDEXT ) Clcultion I DDEXT = O x f/2 x V DDEXT x C L x U The worst-cse externl pin power scenrio occurs when the lod cpcitor chrges nd dischrges continuously, requiring the pin to toggle ech cycle. Since the stte of the pin cn chnge only once per cycle, the mximum toggling frequency is f/2. In terms of supply power, the worst-cse V DDEXT vlue is 3.6 V. Tble 2 contins dt for relistic exmple of PPI ppliction, which runs severl peripherls simultneously. Actul results my vry, but gin, the intent of this document is to help designers size the power supplies. Estimted verge externl power consumption (P DDEXT ) cn be clculted s follows. Eqution 9. Externl Power (P DDEXT ) Clcultion P DDEXT = V DDEXT x I DDEXT Using the smple Blckfin system configurtion in Figure 6, the externl current nd, therefore, the externl power consumption cn be estimted. Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors (EE-297) Pge 9 of 15
10 Figure 6. Blckfin System Smple Configurtion I DDEXT (Eqution 8) cn be clculted for ech clss of pins tht cn drive, s shown in Tble 2. Peripherl Freq (Hz) # of pins C/pin (F) Toggle Rtio Util Vddext (V) 3.6V (mw) PPI 27.00E E SPORT0 4.00E E SPORT1 4.00E E UART E E SDRAM E E Totl Externl Power 3.6 V (est. mw) Tble 2. Smple Clcultion for Totl Averge Externl Power In the bove exmple, the totl verge externl power consumption is estimted to be ~165 mw. This number ws obtined with the prmeters listed in Tble 2 by pplying Eqution 10. The chosen operting frequencies re resonble for ech of the peripherls, including the mximum llowed SDRAM frequency of MHz. This model ssumes tht ech output pin chnges stte every clock cycle, which is worst-cse model, except in the cse of the SDRAM (becuse the number of output pins trnsitioning ech clock cycle will be less thn the mximum number of output pins). Tble 2 ws tken from the Externl Power Spredsheet [2], which is ssocited with this EE-Note. It contins clcultions for four smple systems. The reder cn tilor this spredsheet to the ppliction, dding or deleting rows s necessry. Since the eqution provides results in Wtts (W), n dditionl multiplier of 1000 in the spredsheet converts results into mw. Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors (EE-297) Pge 10 of 15
11 This eqution is more theoreticlly ccurte version of the one used in the spredsheet: P ext = V 2 DDext C L All Output Pins f Eqution 10. Alternte Externl Power (P DDEXT ) Clcultion Rther thn estimting verge externl power dissipted in ech peripherl, the estimte pplies to ech individul output pin, bsed on the pin s lod cpcitnce nd verge toggling frequency. The voltge swing is uniform cross ll output pins within the V DDEXT supply domin, so it is multiplied by the summtion of the dynmic chrge chnges on ech output. Using the PPI dt in Tble 2, nine output pins chnge every cycle t n verge frequency of 27 MHz. Since toggling between on-to-off nd off-to-on requires two cycles, F AVG (13.5 MHz) is hlf the PPI clock. Since ech pin chnges t the sme rte nd the pin cpcitnce is presumed to be the sme, the summtion is simply nine times the vlue of ny one PPI pin. Applying Eqution 10: 2 P EXT_AVG = V DDEXT * 9 pins * (F AVG * C L ) = (3.6) 2 * 9 * 13.5e6 * 30e-12 = * = W = mW As cn be seen, the vlue derived using this eqution is the sme s the vlue estimted in Tble 2. This model obtins the sme estimte on per-pin bsis rther thn per-peripherl bsis. In ddition to the peripherl pins, there is one other output pin on Blckfin processors tht will contribute to the V DDEXT supply domin power profile if the system uses crystl to provide the CLKIN signl to the processor. In this cse, the processor drives the XTAL output pin when the PLL is ctive. The output drive frequency will be exctly the CLKIN rte, nd the pin cpcitnce vlue cn be obtined from the pproprite dt-sheet. Note tht the voltge swing will likely be less thn V DDEXT for most crystls, nd using V DDEXT in computtions would be worst-cse model in terms of profiling power dissiption. Finlly, designers must be mindful of power supply efficiency when sizing the V DDEXT supply. Switching Regultor Design Considertions for ADSP-BF533 Blckfin Processors (EE-228) [3] describes the internl voltge regultor. Rel-Time Clock (RTC) Power Consumption The finl source of totl power consumption comes from the optionl third power domin, the Rel-Time Clock (RTC) power domin (V DDRTC ), which is specified vlue. The RTC cn be powered between 2.25 V nd 3.6 V. For worst-cse nlysis, supply voltge of 3.6 V yields current drw, I DDRTC, of 30 to 50 μa for rnge of mbient temperture from 25 o C to 85 o C. For the ske of including this number in the finl power consumption estimte, the power dissipted in the RTC domin, P DDRTC is: Eqution 11. Totl Power (P DDRTC ) Clcultion P DDRTC = V DDRTC x I DDRTC Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors (EE-297) Pge 11 of 15
12 Knowing this vlue helps in selecting bttery s potentil power source for the RTC. The RTC cn be used to tke the Blckfin processor out of ny low-power operting mode. Hving bttery supply V DDRTC llows the removl of the V DDINT nd V DDEXT supplies, thus significntly reducing totl verge power consumption. As worst-cse exmple, P DDRTC is 180 μw, which is the product of the mximized V DDRTC (3.6 V) nd the high end of the I DDRTC rnge (50 μa) provided in the dt sheet. Totl Power Consumption For given system, totl power consumption is the sum of its individul components - power consumed by internl circuitry, power consumed due to switching I/O pins, nd power consumed by the RTC circuitry, s follows: Eqution 12. Totl Power (P TOTAL ) Clcultion Where: P TOTAL = P DDINT + P DDEXT + P DDRTC P DDINT = Internl power consumption s defined by Eqution 5 P DDEXT = Externl power consumption s defined by Eqution 9 P DDRTC = RTC power consumption s defined by Eqution 11 For exmple, ssuming tht the processor in Figure 6 is operting under the conditions detiled in the exmple (the processor operting t 1.2 V, 400 MHz, nd code s profiled in Figure 2), nd lso ssuming tht the resulting T J hs been estimted to be +100 o C (see Appendix A for estimting T J ), the totl estimted power consumed for the high-performnce processor would be: P TOTAL = 590 mw mw mw = ~757 mw Figure 7. Totl Power (P TOTAL ) Clcultion for Smple Shown in Figure 6 While Running Code Described in Eqution 6 for High-Performnce Processors Similrly, the totl estimted internl power consumed by the low-power processor under these sme conditions would be: P TOTAL = 305 mw mw mw = ~472 mw Figure 8. Totl Power (P TOTAL ) Clcultion for Smple Shown in Figure 6 While Running Code Described in Eqution 7 for Low-Power Processors Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors (EE-297) Pge 12 of 15
13 Conclusion Severl vribles ffect the power requirements of n embedded system. Mesurements published in the Blckfin processor dt sheets re indictive of typicl prts running under typicl conditions. However, these numbers do not reflect the ctul numbers tht my occur for given processor under non-typicl conditions. In ddition to the type of silicon tht the customer could hve, the mbient temperture, core nd system frequencies, supply voltges, pin cpcitnces, power modes, ppliction code, nd peripherl utiliztion contribute to the verge totl power tht my be dissipted. The verge power estimtes obtined from methods described in this EE-Note indicte how much the Blckfin processor lods power source over time. These estimtes re useful in terms of expected power dissiption within system, but designs must support worst-cse conditions under which the ppliction cn be run. Do not use this clcultion to size the power supply, s the power supply must support pek requirements. Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors (EE-297) Pge 13 of 15
14 Appendix A For Blckfin processors, the totl power budget is limited by the mximum llowed junction temperture (T J ) of the device. Plese see the processor dt sheet for the mximum T J specifiction. To gurntee correct opertion, ensure tht T J does not exceed the mximum T J specifiction. Use the following eqution to determine T J of the device while on the ppliction s printed circuit bord (PCB): Where: T J = T T + (P TOTAL x ψ JT ) Eqution 13. Junction Temperture (T J ) Clcultion T T = Pckge temperture ( C) mesured t the top center of the pckge P TOTAL = Totl power consumption (W) s defined in Eqution 12 ψ JT = Junction-to-top (of pckge) chrcteriztion prmeter ( C/W) Under nturl convection, ψ JT for thin plstic pckge is reltively low. This mens tht under nturl convection conditions, the typicl T J is just little higher thn the temperture t the top-center of the pckge (T T ). The die is physiclly seprted from the surfce of the pckge by only thin region of plstic mold compound. Unless the top of the pckge is forcibly cooled by significnt irflow, there will be very little difference between T T nd T J. However, note tht ψ JT is ffected by irflow nd vlues for ψ JT under vrious irflow conditions, nd PCB design configurtions re listed in the Therml Chrcteristics section of the Blckfin processor dt sheets for the 182-bll mini-bga nd the 208-bll sprse mini- BGA pckges. The Therml Chrcteristics section of the respective dt sheet lso provides therml resistnce (θ JA ) vlues for ll vilble pckges. Dt sheet vlues for θ JA re provided for pckge comprison nd PCB design considertions only nd re not recommended for verifying T J on n ctul ppliction PCB. Industril pplictions of the mini-bga pckge require therml vis to n embedded ground plne on the PCB. Refer to JEDEC stndrd JESD51-9 for printed circuit bord therml bll lnd nd therml vi design informtion. Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors (EE-297) Pge 14 of 15
15 References [1] ADSP-BF534/ADSP-BF536/ADSP-BF537 Blckfin Embedded Processor Dt Sheet. Rev. D, September Anlog Devices, Inc. [2] Externl Power Spredsheet. Associted file with Estimting Power for ADSP-BF534/ADSP-BF536/ADSP-BF537 Blckfin Processors (EE-297). Rev 3, November Anlog Devices, Inc. [3] Switching Regultor Design Considertions for ADSP-BF533 Blckfin Processors (EE-228). Rev 1, Februry Anlog Devices, Inc. Document History Revision Rev 3 November 21, 2007 by Joe B. Rev 2 My 18, 2007 by Joe B. Rev 1 September 6, 2006 by Joe B. Description Clrified ADSP-BF534 processor offering s either low-power or highperformnce Updted to include full power chrcteriztion dt Initil Relese Estimting Power for ADSP-BF534/BF536/BF537 Blckfin Processors (EE-297) Pge 15 of 15
The Discussion of this exercise covers the following points:
Exercise 4 Bttery Chrging Methods EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the different chrging methods nd chrge-control techniques commonly used when chrging Ni-MI
More informationEngineer-to-Engineer Note
Engineer-to-Engineer Note EE-236 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our
More informationExperiment 3: Non-Ideal Operational Amplifiers
Experiment 3: Non-Idel Opertionl Amplifiers Fll 2009 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output
More informationExperiment 3: Non-Ideal Operational Amplifiers
Experiment 3: Non-Idel Opertionl Amplifiers 9/11/06 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output
More informationApplication Note. Differential Amplifier
Appliction Note AN367 Differentil Amplifier Author: Dve n Ess Associted Project: Yes Associted Prt Fmily: CY8C9x66, CY8C7x43, CY8C4x3A PSoC Designer ersion: 4. SP3 Abstrct For mny sensing pplictions, desirble
More informationExercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION
Exercise 1-1 The Sine Wve EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the notion of sine wve nd how it cn be expressed s phsor rotting round the center of circle. You
More information(CATALYST GROUP) B"sic Electric"l Engineering
(CATALYST GROUP) B"sic Electric"l Engineering 1. Kirchhoff s current l"w st"tes th"t (") net current flow "t the junction is positive (b) Hebr"ic sum of the currents meeting "t the junction is zero (c)
More informationEngineer-to-Engineer Note
Engineer-to-Engineer Note EE-247 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our
More informationABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC
User Mnul ntelligent nstlltion Systems A B 1 2 3 4 5 6 7 8 30 ma 30 ma n = AC Un = 230 V AC 30 ma 9 10 11 12 C ABB STOTZ-KONTAKT Appliction Softwre Current Vlue Threshold/1 Contents Pge 1 Device Chrcteristics...
More informationSynchronous Machine Parameter Measurement
Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions
More informationDiscontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)
ICs for Cssette, Cssette Deck ANN, ANN Puse Detection s of Rdio Cssette, Cssette Deck Overview The ANN nd the ANN re the puse detection integrted circuits which select the progrm on the cssette tpe. In
More informationSynchronous Machine Parameter Measurement
Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions
More information2N6071A/B Series. Sensitive Gate Triacs. Silicon Bidirectional Thyristors TRIACS 4.0 A RMS, V
Preferred Device Sensitive Gte Trics Silicon Bidirectionl Thyristors Designed primrily for full-wve AC control pplictions, such s light dimmers, motor controls, heting controls nd power supplies; or wherever
More informationEngineer To Engineer Note
Engineer To Engineer Note EE-68 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit our
More informationEET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine
EE 438 Automtic Control Systems echnology bortory 5 Control of Seprtely Excited DC Mchine Objective: Apply proportionl controller to n electromechnicl system nd observe the effects tht feedbck control
More information2N6071A/B Series. Silicon Bidirectional Thyristors TRIACS 4.0 A RMS, V
Preferred Device Sensitive Gte Trics Silicon Bidirectionl Thyristors Designed primrily for full wve AC control pplictions, such s light dimmers, motor controls, heting controls nd power supplies; or wherever
More informationUnderstanding Basic Analog Ideal Op Amps
Appliction Report SLAA068A - April 2000 Understnding Bsic Anlog Idel Op Amps Ron Mncini Mixed Signl Products ABSTRACT This ppliction report develops the equtions for the idel opertionl mplifier (op mp).
More informationA Development of Earthing-Resistance-Estimation Instrument
A Development of Erthing-Resistnce-Estimtion Instrument HITOSHI KIJIMA Abstrct: - Whenever erth construction work is done, the implnted number nd depth of electrodes hve to be estimted in order to obtin
More informationJUMO Wtrans B Programmable Head Transmitter with Radio Transmission
Dt Sheet 707060 Seite 1/10 JUMO Wtrns B Progrmmble Hed Trnsmitter with Rdio Trnsmission Brief description The Wtrns B hed trnsmitter with wireless dt trnsmission is used in connection with Wtrns receiver
More informationKirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):
SPH4UW Kirchhoff s ules Kirchhoff s oltge ule (K): Sum of voltge drops round loop is zero. Kirchhoff s Lws Kirchhoff s Current ule (KC): Current going in equls current coming out. Kirchhoff s ules etween
More informationNP10 DIGITAL MULTIMETER Functions and features of the multimeter:
NP10 DIGITL MULTIMETER. unctions nd fetures of the multimeter: 1000 V CT III tri requencies from 10.00...10 M. Diode mesurement nd continuity testing. HOLD mesurement. Reltive mesurement. Duty cycle (%)
More informationMETHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin
METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN Inventor: Brin L. Bskin 1 ABSTRACT The present invention encompsses method of loction comprising: using plurlity of signl trnsceivers to receive one or
More informationPackage Code. K : SOP-8 Operating Junction Temperature Range C : -55 to 150 o C Handling Code TR : Tape & Reel. Handling Code Temperature Range
N-Chnnel Enhncement Mode MOSFET Fetures 30V/A, R DS(ON) = 16mW(mx.) @ V GS = V R DS(ON) = 22mW(mx.) @ V GS = 4.5V 0% UIS + R g Tested Relible nd Rugged Led Free nd Green Devices Avilble (RoHS Complint)
More informationZTR250 ZTR500 FIXED 2.5 AND 5 VOLT 3-TERMINAL VOLTAGE REFERENCES ISSUE 4 - MARCH 1998 DEVICE DESCRIPTION FEATURES APPLICATIONS SCHEMATIC DIAGRAM
FIXED 2.5 AND 5 VOLT 3-TERMINAL VOLTAGE REFERENCES ISSUE 4 - MARCH 1998 Plese Use ZMR Series ZTR25 ZTR5 DEVICE DESCRIPTION The ZTR25 nd ZTR5 re precision three terminl references. These devices re idel
More informationArray chip resistors size ARC241/ARC242 ARV241/ARV242
Arry chip resistors FEATURES 4 0603 sized resistors in one 1206-sized pckge Reduced reel exchnge time Low ssembly costs Reduced PCB re Reduced size of finl equipment Higher component nd equipment relibility.
More informationUniversity of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009
Problem 1: Using DC Mchine University o North Crolin-Chrlotte Deprtment o Electricl nd Computer Engineering ECGR 4143/5195 Electricl Mchinery Fll 2009 Problem Set 4 Due: Thursdy October 8 Suggested Reding:
More informationJoanna Towler, Roading Engineer, Professional Services, NZTA National Office Dave Bates, Operations Manager, NZTA National Office
. TECHNICA MEMOANDM To Cc repred By Endorsed By NZTA Network Mngement Consultnts nd Contrctors NZTA egionl Opertions Mngers nd Are Mngers Dve Btes, Opertions Mnger, NZTA Ntionl Office Jonn Towler, oding
More informationCompared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator.
Compred to genertors DC MOTORS Prepred by Engr. JP Timol Reference: Electricl nd Electronic Principles nd Technology The construction of d.c. motor is the sme s d.c. genertor. the generted e.m.f. is less
More informationExtended InGaAs Photodiodes IG26-Series
Description The IG26series is pnchromtic PIN photodiode with nominl wvelength cutoff t 2.6 µm. This series hs been designed for demnding spectroscopic nd rdiometric pplictions. It offers excellent shunt
More informationNevery electronic device, since all the semiconductor
Proceedings of Interntionl Joint Conference on Neurl Networks, Orlndo, Florid, USA, August 12-17, 2007 A Self-tuning for Rel-time Voltge Regultion Weiming Li, Xio-Hu Yu Abstrct In this reserch, self-tuning
More informationFeatures. Ordering and Marking Information. P-Channel Enhancement Mode MOSFET -30V/-7A, R DS(ON) = V GS. =-10V = 60mW(max.
P-Chnnel Enhncement Mode MOSFET Fetures -3V/-7A, = 38mW(mx.) @ V GS =-V = 6mW(mx.) @ V GS =-4.5V % UIS + R g Tested Relible nd Rugged Led Free nd Green Devices Avilble (RoHS Complint) HBM ESD protection
More information& Y Connected resistors, Light emitting diode.
& Y Connected resistors, Light emitting diode. Experiment # 02 Ojectives: To get some hndson experience with the physicl instruments. To investigte the equivlent resistors, nd Y connected resistors, nd
More informationUltra Low Cost ACCELEROMETER
Chip Scle Pckged Fully Integrted Therml Accelerometer MXC622xXC Rev,A 8/19/2011 Pge 1 of 13 Fetures Generl Description Fully Integrted Therml Accelerometer X/Y Axis, 8 bit, Accelertion A/D Output (± 2g)
More informationRobustness Analysis of Pulse Width Modulation Control of Motor Speed
Proceedings of the World Congress on Engineering nd Computer Science 2007 WCECS 2007, October 24-26, 2007, Sn Frncisco, USA obustness Anlysis of Pulse Width Modultion Control of Motor Speed Wei Zhn Abstrct
More information1, 1.5, 2, 2.5, , 0.75, 1, 1.5, , 3, , 4.5, 5, 5.5, , 4.5, 0.5, 5, , , 6.
Resistors Metl Strip Current Sense Resistors Surfce Mount Metl Strip Current Sense Resistors Surfce Mount Metl Element Current Metl Resistors Element UR Series UR Series Current Metl Resistor Element Resistnce
More informationPower rating at 80 C watts R0005 ohms R0006 to R01. R001 to R01 Power. to R015. (mω) 1 0.2, 0.25, 0.3, 0.
Resistors Metl Strip Current Sense Resistors Surfce Mount Resistors Metl Element Current Metl Element Sense Resistor UR Series UR Current Series Sense Resistor Resistnce R000 (m ) to R0 (m ) Metl UR Robust
More informationRegular InGaAs Photodiodes IG17-Series
Description The IG7series is pnchromtic PIN photodiode with nominl wvelength cutoff t.7 µm. This series hs been designed for demnding spectroscopic nd rdiometric pplictions. It offers excellent shunt resistnce
More informationSGM4582 High Voltage, CMOS Analog Multiplexer
High Voltage, CMOS nalog Multiplexer GENERL DESCRIPTION The is a high voltage, CMOS analog IC configured as two 4-channel multiplexers. This CMOS device can operate from ±1.8V to ±5.5V dual power supplies
More informationElectronic Circuits I - Tutorial 03 Diode Applications I
Electronic Circuits I - Tutoril 03 Diode Applictions I -1 / 9 - T & F # Question 1 A diode cn conduct current in two directions with equl ese. F 2 When reverse-bised, diode idelly ppers s short. F 3 A
More informationSynchronous Generator Line Synchronization
Synchronous Genertor Line Synchroniztion 1 Synchronous Genertor Line Synchroniztion Introduction One issue in power genertion is synchronous genertor strting. Typiclly, synchronous genertor is connected
More informationA Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM
A ovel Bck EMF Zero Crossing Detection of Brushless DC Motor Bsed on PWM Zhu Bo-peng Wei Hi-feng School of Electricl nd Informtion, Jingsu niversity of Science nd Technology, Zhenjing 1003 Chin) Abstrct:
More informationDesign And Implementation Of Luo Converter For Electric Vehicle Applications
Design And Implementtion Of Luo Converter For Electric Vehicle Applictions A.Mnikndn #1, N.Vdivel #2 ME (Power Electronics nd Drives) Deprtment of Electricl nd Electronics Engineering Sri Shkthi Institute
More informationPostprint. This is the accepted version of a paper presented at IEEE PES General Meeting.
http://www.div-portl.org Postprint This is the ccepted version of pper presented t IEEE PES Generl Meeting. Cittion for the originl published pper: Mhmood, F., Hooshyr, H., Vnfretti, L. (217) Sensitivity
More information5 I. T cu2. T use in modem computing systems, it is desirable to. A Comparison of Half-Bridge Resonant Converter Topologies
74 EEE TRANSACTONS ON POER ELECTRONCS, VOL. 3, NO. 2, APRL 988 A Comprison of Hlf-Bridge Resonnt Converter Topologies Abstrct-The hlf-bridge series-resonnt, prllel-resonnt, nd combintion series-prllel
More informationCarbon Composition Resistors
Dimensions Cron Composition Resistors Rtings nd Dimensions Type L Specifiction Limit nd Performnce d D Derting Curve 8 6 4 (/, w) Test procedures, sequence of test, etc., refer to MIL-STD D nd JIS-C-5.
More informationUltra Low Cost ACCELEROMETER
Chip Scle Pckged Digitl Therml Orienttion Sensing Accelerometer MXC6226XC Document Version D Pge 1 of 13 Fetures Generl Description Fully Integrted Therml Accelerometer X/Y Axis, 8 bit, Accelertion A/D
More informationLab 8. Speed Control of a D.C. motor. The Motor Drive
Lb 8. Speed Control of D.C. motor The Motor Drive Motor Speed Control Project 1. Generte PWM wveform 2. Amplify the wveform to drive the motor 3. Mesure motor speed 4. Mesure motor prmeters 5. Control
More informationMAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES
MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES Romn V. Tyshchuk Informtion Systems Deprtment, AMI corportion, Donetsk, Ukrine E-mil: rt_science@hotmil.com 1 INTRODUCTION During the considertion
More informationModule 9. DC Machines. Version 2 EE IIT, Kharagpur
Module 9 DC Mchines Version EE IIT, Khrgpur esson 40 osses, Efficiency nd Testing of D.C. Mchines Version EE IIT, Khrgpur Contents 40 osses, efficiency nd testing of D.C. mchines (esson-40) 4 40.1 Gols
More informationPilot Operated Servo Proportional DC Valve Series D*1FP
Ctlogue HY11-5/UK Chrcteristics he series of pilot operted servo proportionl vlves D*1F trnsfers the dvntges of the rker ptented Voice Coil Drive (VCD ) to lrger frme sizes nd thus high flow rtes. he high
More informationY9.ET1.3 Implementation of Secure Energy Management against Cyber/physical Attacks for FREEDM System
Y9.ET1.3 Implementtion of Secure Energy ngement ginst Cyber/physicl Attcks for FREED System Project Leder: Fculty: Students: Dr. Bruce cillin Dr. o-yuen Chow Jie Dun 1. Project Gols Develop resilient cyber-physicl
More informationDYE SOLUBILITY IN SUPERCRITICAL CARBON DIOXIDE FLUID
THERMAL SCIENCE, Yer 2015, Vol. 19, No. 4, pp. 1311-1315 1311 DYE SOLUBILITY IN SUPERCRITICAL CARBON DIOXIDE FLUID by Jun YAN, Li-Jiu ZHENG *, Bing DU, Yong-Fng QIAN, nd Fng YE Lioning Provincil Key Lbortory
More informationSeries AE W PFC INDUSTRIAL POWER SUPPLY
FEATURES Progrmmle output voltge (0%~05%) Progrmmle output current (0%~05%) Universl AC input / Full rnge Constnt current limiting Optionl glol control vi RS3 Selectle +5V / 0.5A or +9V / 0.3A uxiliry
More informationControls. Solid-State Switching Devices. Reference Manual April Low-Voltage Controls and Distribution
Controls Solid-Stte Switching Devices Reference Mnul April 2009 Low-Voltge Controls nd Distribution Controls Solid-Stte Switching Devices 4 Introduction Solid-Stte Switching Devices 5 Generl dt Solid-Stte
More informationPilot Operated Servo Proportional DC Valve Series D*1FP
Ctlogue HY11-5/UK Chrcteristics he series of pilot operted servo proportionl vlves D*1F trnsfers the dvntges of the rker ptented Voice Coil Drive (VCD ) to lrger frme sizes nd thus high flow rtes. he high
More informationCHAPTER 2 LITERATURE STUDY
CHAPTER LITERATURE STUDY. Introduction Multipliction involves two bsic opertions: the genertion of the prtil products nd their ccumultion. Therefore, there re two possible wys to speed up the multipliction:
More informationMEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR
Electricity Electronics Bipolr Trnsistors MEASURE THE HARATERISTI URVES RELEVANT TO AN NPN TRANSISTOR Mesure the input chrcteristic, i.e. the bse current IB s function of the bse emitter voltge UBE. Mesure
More informationStudy on SLT calibration method of 2-port waveguide DUT
Interntionl Conference on Advnced Electronic cience nd Technology (AET 206) tudy on LT clibrtion method of 2-port wveguide DUT Wenqing Luo, Anyong Hu, Ki Liu nd Xi Chen chool of Electronics nd Informtion
More informationDESIGN OF CONTINUOUS LAG COMPENSATORS
DESIGN OF CONTINUOUS LAG COMPENSATORS J. Pulusová, L. Körösi, M. Dúbrvská Institute of Robotics nd Cybernetics, Slovk University of Technology, Fculty of Electricl Engineering nd Informtion Technology
More informationHigh-Voltage, High-Current DUAL OPERATIONAL AMPLIFIER
High-Voltage, High-Current DUL OPERTIONL MPLIFIER FETURES HIGH OUTPUT CURRENT: min WIDE POWER SUPPLY RNGE: ±V to ±3V SLEW RTE: 8V/µs INTERNL CURRENT LIMIT THERML SHUTDOWN PROTECTION FET INPUT: I = p max
More informationECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design
ECE 27 Digitl Logic Shifters, Comprtors, Counters, Multipliers Digitl Design..7 Digitl Design Chpter : Slides to ccompny the textbook Digitl Design, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers,
More informationEE Controls Lab #2: Implementing State-Transition Logic on a PLC
Objective: EE 44 - Controls Lb #2: Implementing Stte-rnsition Logic on PLC ssuming tht speed is not of essence, PLC's cn be used to implement stte trnsition logic. he dvntge of using PLC over using hrdwre
More informationSafety Relay Unit. Main contacts Auxiliary contact Number of input channels Rated voltage Model Category. possible 24 VAC/VDC G9SA-501.
Sfety Rely Unit The Series Offers Complete Line-up of Compct Units. Four kinds of -mm wide Units re ville: A -pole model, -pole model, nd models with poles nd OFF-dely poles, s well s Two-hnd ler. Simple
More informationMixed CMOS PTL Adders
Anis do XXVI Congresso d SBC WCOMPA l I Workshop de Computção e Aplicções 14 20 de julho de 2006 Cmpo Grnde, MS Mixed CMOS PTL Adders Déor Mott, Reginldo d N. Tvres Engenhri em Sistems Digitis Universidde
More informationExample. Check that the Jacobian of the transformation to spherical coordinates is
lss, given on Feb 3, 2, for Mth 3, Winter 2 Recll tht the fctor which ppers in chnge of vrible formul when integrting is the Jcobin, which is the determinnt of mtrix of first order prtil derivtives. Exmple.
More informationExperiment 3: The research of Thevenin theorem
Experiment 3: The reserch of Thevenin theorem 1. Purpose ) Vlidte Thevenin theorem; ) Mster the methods to mesure the equivlent prmeters of liner twoterminl ctive. c) Study the conditions of the mximum
More informationSimulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability
Interntionl Journl of cience, Engineering nd Technology Reserch (IJETR), olume 4, Issue 1, October 15 imultion of Trnsformer Bsed Z-ource Inverter to Obtin High oltge Boost Ability A.hnmugpriy 1, M.Ishwry
More informationExponential-Hyperbolic Model for Actual Operating Conditions of Three Phase Arc Furnaces
Americn Journl of Applied Sciences 6 (8): 1539-1547, 2009 ISSN 1546-9239 2009 Science Publictions Exponentil-Hyperbolic Model for Actul Operting Conditions of Three Phse Arc Furnces 1 Mhdi Bnejd, 2 Rhmt-Allh
More informationThis is a repository copy of Effect of power state on absorption cross section of personal computer components.
This is repository copy of Effect of power stte on bsorption cross section of personl computer components. White Rose Reserch Online URL for this pper: http://eprints.whiterose.c.uk/10547/ Version: Accepted
More informationDataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)
The slides contin revisited mterils from: Peter Mrwedel, TU Dortmund Lothr Thiele, ETH Zurich Frnk Vhid, University of liforni, Riverside Dtflow Lnguge Model Drsticlly different wy of looking t computtion:
More informationLecture 16: Four Quadrant operation of DC Drive (or) TYPE E Four Quadrant chopper Fed Drive: Operation
Lecture 16: Four Qudrnt opertion of DC Drive (or) TYPE E Four Qudrnt chopper Fed Drive: Opertion The rmture current I is either positive or negtive (flow in to or wy from rmture) the rmture voltge is lso
More informationFrom Off-The-Shelf to Market-Ready New Age Enclosures is your Single Source Solution. Let us quote modifiying our Stock Enclosures to meet your
From Off-The-Shelf to Market-Ready New ge Enclosures is your Single Source Solution. Let us quote modifiying our Stock Enclosures to meet your end-use. visit newageenclosures.com/services or call 855-4N-ENCL
More informationSection Thyristor converter driven DC motor drive
Section.3 - Thyristor converter driven DC motor drive.3.1 Introduction Controllble AC-DC converters using thyristors re perhps the most efficient nd most robust power converters for use in DC motor drives.
More informationCHAPTER 3 AMPLIFIER DESIGN TECHNIQUES
CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olid-stte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers.
More informationComputing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis
Computing Logic-Stge Delys Using Circuit Simultion nd Symolic Elmore Anlysis Clyton B. McDonld Rndl E. Brynt Deprtment of Electricl nd Computer Engineering Crnegie Mellon University, Pittsurgh, PA 15213
More informationModeling of Conduction and Switching Losses in Three-Phase Asymmetric Multi-Level Cascaded Inverter
Proceedings of the 5th WEA nt. onf. on Power ystems nd Electromgnetic omptibility, orfu, Greece, August 23-25, 2005 (pp176-181) Modeling of onduction nd witching Losses in Three-Phse Asymmetric Multi-Level
More informationCS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates
Bsic Logic Gtes : Computer Architecture I Boolen Algebr Instructor: Prof. Bhgi Nrhri Dept. of Computer Science Course URL: www.ses.gwu.edu/~bhgiweb/cs35/ Digitl Logic Circuits We sw how we cn build the
More informationFuzzy Logic Controller for Three Phase PWM AC-DC Converter
Journl of Electrotechnology, Electricl Engineering nd Mngement (2017) Vol. 1, Number 1 Clusius Scientific Press, Cnd Fuzzy Logic Controller for Three Phse PWM AC-DC Converter Min Muhmmd Kml1,, Husn Ali2,b
More informationISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5
21.5 A 1.1GHz Chrge-Recovery Logic Visvesh Sthe, Jung-Ying Chueh, Mrios Ppefthymiou University of Michign, Ann Aror, MI Boost Logic is chrge-recovery circuit fmily cple of operting t GHz-clss frequencies
More informationGXR-GPS GXR-GPS-485 User Manual
GXR-GPS GXR-GPS-485 User Mnul GeoSIG Ltd, Ahornweg 5A, 5504 Othmrsingen, Switzerlnd Phone: + 41 44 810 2150, Fx: + 41 44 810 2350 info@geosig.com, www.geosig.com GeoSIG Ltd GS_GXR_GPS_User_Mnul_V03.doc
More informationIonizer. Series IZS31. RoHS
Ionizer Series IZS3 3 types of the sensors re vilble. Autoblnce sensor [High-precision type] Adjusts ion blnce ner the workpiece to reduce ny disturbnce interference! Autoblnce sensor [Body-mounting type]
More informationHow to remove BRNS/BRFS series from a PWB
Applictions mnul for BRNS/BRFS series How to remove BRNS/BRFS series from PWB VER1.0 Applictions Mnul BRNS/BRFS series Pge 1. Overview 1-1 1.1 Overview 1-1 2. Preprtion 2-1 2.1 2.2 2.3 Removl tool Adhesive
More informationCAL. NX15 DUO-DISPLAY QUARTZ
L. NX15 UO-ISPLY QURTZ l nlogue time disply l igitl time nd clendr l hronogrph l Tchymeter l t recll function l lrm l Illuminting light (Electroluminescent pnel) ENGLISH Illuminting light (TIME/LENR mode
More informationD I G I TA L C A M E R A S PA RT 4
Digitl Cmer Technologies for Scientific Bio-Imging. Prt 4: Signl-to-Noise Rtio nd Imge Comprison of Cmers Yshvinder Shrwl, Solexis Advisors LLC, Austin, TX, USA B I O G R A P H Y Yshvinder Shrwl hs BS
More informationInvestigation of Ground Frequency Characteristics
Journl of Electromgnetic Anlysis nd Applictions, 03, 5, 3-37 http://dx.doi.org/0.436/jem.03.58050 Published Online August 03 (http://www.scirp.org/journl/jem) Mohmed Nyel Electricl Engineering Deprtment,
More informationFrom Off-The-Shelf to Market-Ready New Age Enclosures is your Single Source Solution. Let us quote modifiying our Stock Enclosures to meet your
From Off-The-Shelf to Market-Ready New ge Enclosures is your Single Source Solution. Let us quote modifiying our Stock Enclosures to meet your end-use. visit newageenclosures.com/services or call 855-4N-ENCL
More informationLecture 20. Intro to line integrals. Dan Nichols MATH 233, Spring 2018 University of Massachusetts.
Lecture 2 Intro to line integrls Dn Nichols nichols@mth.umss.edu MATH 233, Spring 218 University of Msschusetts April 12, 218 (2) onservtive vector fields We wnt to determine if F P (x, y), Q(x, y) is
More informationSolutions to exercise 1 in ETS052 Computer Communication
Solutions to exercise in TS52 Computer Communiction 23 Septemer, 23 If it occupies millisecond = 3 seconds, then second is occupied y 3 = 3 its = kps. kps If it occupies 2 microseconds = 2 6 seconds, then
More informationHigh-speed Simulation of the GPRS Link Layer
989 High-speed Simultion of the GPRS Link Lyer J Gozlvez nd J Dunlop Deprtment of Electronic nd Electricl Engineering, University of Strthclyde 204 George St, Glsgow G-lXW, Scotlnd Tel: +44 4 548 206,
More informationPilot Operated Servo Proportional DC Valve Series D*1FP
Ctlogue HY11-5/UK Chrcteristics he series of pilot operted servo proportionl vlves D*1F trnsfers the dvntges of the rker ptented Voice Coil Drive (VCD ) to lrger frme sizes nd thus high flow rtes. he high
More informationHomework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week
Announcements Homework #1 due Mondy t 6pm White drop ox in Student Lounge on the second floor of Cory Tuesdy ls cncelled next week Attend your other l slot Books on reserve in Bechtel Hmley, 2 nd nd 3
More informationSection 2.2 PWM converter driven DC motor drives
Section 2.2 PWM converter driven DC motor drives 2.2.1 Introduction Controlled power supply for electric drives re obtined mostly by converting the mins AC supply. Power electronic converter circuits employing
More information1 Power supply. Contents
/0 Te Power supply Contents Power supplies Selection guide pges /2 nd /3 nd trnsformers - presenttion nd selection pge/4 to /3 Phseo switchmode supplies pge /4 Filtered rectified power supplies pge /4
More informationTYPE N AND ON CARRIER REPEATERS-REPEATERED NIA HIGH-LOW TRANSISTORIZED REPEATER CONTENTS PAGE 1. GENERAL This section describes the physical and
BELL SYSTEM PRACTCES Plnt Series SECTON 362-4- 1 2 1 ssue 2, December 1969 AT&TCo Stndrd TYPE N AND ON CARRER REPEATERS-REPEATERED HGH-FREQUENCY LNE DESCRPTON-TYPE NA HGH-LOW TRANSSTORZED REPEATER CONTENTS
More informationUsing Compass 3 to Program the Senso Diva Page 1
Pge 1 Selection of Senso Div Instrument Style SD-CIC Custom CIC Up to 50-60dB HL Hering Loss SD-XM Custom ITE or ITC with Loctor Up to 60-70dB HL Hering Loss SD-9M BTE with Loctor Up to 70-80dB HL Hering
More informationKyushu Institute of Technology
Title: Integrted Rescue Service Stellite (IRS-St) Primry Point of Contct (POC): Mohmed Ibrhim Co-uthors: Btsuren Amglnbt, Puline Fure, Kevin Chou Orgniztion:, 1-1 Sensui, Tobt, Kitkyushu 804-8550, Jpn
More informationUpdate B158J New Chip Breaker Inserts for Turning Expanded Inserts
2009.4 Updte B158J Expnded s New Chip Breker s for Turning Breker Offers the best performnce for utomotive prts pplictions! ysmooth chip control even t vried depths of cut, feeds nd cutting speeds! New
More informationPassive and Active DC Breakers in the Three Gorges-Changzhou HVDC Project
Pssive nd Active DC Brekers in the Three Gorges-Chngzhou HVDC Project Dg Andersson, Dr, nd Anders Henriksson, B.Sc.E.E, ABB, Sweden explined below) re Abstrct--A new type of DC breker, bsed on stndrd SF
More informationMultipath Mitigation for Bridge Deformation Monitoring
Journl of Globl Positioning Systems (22) Vol. 1, No. 1: 25-33 Multipth Mitigtion for Bridge Deformtion Monitoring G. W. Roberts, X. Meng, A. H. Dodson, E. Cosser Institute of Engineering Surveying nd Spce
More informationDirect Current Circuits. Chapter Outline Electromotive Force 28.2 Resistors in Series and in Parallel 28.3 Kirchhoff s Rules 28.
P U Z Z L E R If ll these pplinces were operting t one time, circuit reker would proly e tripped, preventing potentilly dngerous sitution. Wht cuses circuit reker to trip when too mny electricl devices
More information