Concepts of Oscillators

Size: px
Start display at page:

Download "Concepts of Oscillators"

Transcription

1 Phase-Locked Loops Concepts of Oscillators Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering

2 Overview Readings B. Razavi, Design of Integrated Circuits for Optical Communications, Chap. 6, 2003, McGraw-Hill. Outline General considerations Ring oscillators Voltage-controlled oscillators 4-1

3 Feedback System Vout H(s) (s) Vin 1 H(s) If for s = j 0, H( j 0) = 1, then the closed-loop gain approaches infinity at 0. Under this condition, the circuit amplifies its own noise components at 0 indefinitely. 4-2

4 Feedback System Evolution of oscillatory system with time A noise component at 0 experiences a total gain of unity and a phase shift of 180o,returning to the subtractor as a negative replica of the input. Upon subtraction, the input and the feedback signals give a larger difference. Thus, the circuit continues to regenerate, allowing the component at 0 to grow. 4-3

5 Barkhausen Criteria If H( j 0) = 180o, then VX = V0 + H( j 0) V0 + H( j 0) 2V0 + H( j 0) 3V0 +. If H( j 0) > 1, then VX (divergent). If H( j 0) < 1, then V X V0. 1 H ( j 0 ) Barkhausen criteria If a negative-feedback circuit has a loop gain that satisfies two conditions: H( j 0) 1 and H( j 0) = 180o, then the circuit may oscillate at 0. In order to ensure oscillation in the presence of temperature and process variations, we typically choose the loop gain to be at least twice or three times the required value. 4-4

6 Barkhausen Criteria Various views of oscillatory feedback system The second Barkhausen criterion as H( j ) = 180o denotes an additional frequency-dependent phase shift that ensures the feedback signal enhances the original signal. 4-5

7 Ring Oscillators 4-6

8 One-Pole Feedback System The open-loop circuit contains only one pole, thereby providing a maximum frequency-dependent phase shift of 90o. Since the common-source stage exhibits a dc phase shift of 180o due to the signal inversion from the gate to the drain, the maximum total phase shift is 270o. The loop therefore fails to sustain oscillation growth. 4-7

9 Two-Pole Feedback System Two significant poles appear in the signal path, allowing the frequencydependent phase shift to approach 180o. Unfortunately, this circuit exhibits positive feedback near zero frequency due to the signal inversion through each common-source stage. As a result, it simply latches up rather than oscillates. 4-8

10 Two-Pole Feedback System with Additional Signal Inversion The loop contains only two poles: one at E and another at F. The frequencydependent phase shift can therefore reach 180o, but at a frequency of infinity. Since the loop gain vanishes at very high frequencies, the circuit does not satisfy both of Barkhausen s criteria at the same frequency, failing to oscillate. 4-9

11 Three-Stage Ring Oscillator If the three stages are identical, the total phase shift around the loop,, reaches 135o at = P,E ( P,F = P,G) and 270o at =. Consequently, equals 180o at <, where the loop gain can be still greater than or equal to unity. Neglecting the effect of gate-drain overlap capacitance and denoting the transfer function of each stage by A0/(1 + s/ 0), we have for the loop gain: A03 H (s ) 3 s 1 0 The circuit oscillates only if the frequency-dependent phase shift equals 180o, i.e., if each stage contributes 60o. tan 1 osc 60o 0 osc

12 Three-Stage Ring Oscillator Find the minimum voltage gain per stage: the loop gain at osc is equal to unity. A3 0 1 osc A0 = 2. a three-stage ring oscillator requires a low-frequency gain of 2 per stage, and it oscillates at a frequency of 3 0, where 0 is the 3-dB bandwidth of each stage. Waveforms of a three-stage ring oscillator: Since each stage contributes a frequencydependent phase shift of 60o as well as a low-frequency signal inversion, the waveform at each node is 240o (or 120o) out of phase with respect to it neighboring nodes. 4-11

13 Linear Model of Three-Stage Ring Oscillators The closed-loop transfer function is A03 3 Vout (s ) A03 1 s / 0 3 Vin (s ) A03 1 s / 0 A s / 0 3 The close-loop system exhibits three poles: 3 s 1 A A 1 j s1 = ( A0 1) 0, s2,3 0 2 Since A0 is positive, the pole s1 leads to a decaying exponential term: exp[( A0 1) 0t ], which can be neglected in the steady state. 4-12

14 Poles of three-stage ring oscillator for various values of gain Neglecting the effect of s1, the output waveform is A 3 A 2 V out (t ) a exp 0 0t cos 0 0t 2 2 If A0 > 2, the exponential envelope grows to infinity. In practice, as the oscillation amplitude increases, the stages in the signal path experience nonlinearity and eventually saturation, limiting the maximum amplitude. If the small-signal loop gain is greater than unity, the circuit must spend enough time in saturation so that the average loop gain is still equal to unity. 4-13

15 Differential Implementation of Three-Stage Ring Oscillators The number of stages in a ring oscillator is determined by various requirements, including speed, power dissipation, noise immunity, etc. In most application three to five stages provide optimum performance (for differential implementation). 4-14

16 Ring Oscillator Using CMOS Inverters Linear Nonlinear When the circuit is released with all inverters at their trip point, the oscillation begins with a frequency of A / 2 but, as the amplitude grows and the circuit becomes nonlinear the frequency shifts to 1/(6TD) which is a lower value. 4-15

17 Multi-Stage Ring Oscillators Five-stage single-ended ring oscillator fosc = 1/(10TD) Four-stage differential ring oscillator Loop gain function A04 H (s ) 4 s 1 0 Oscillation freq.: tan osc o 45 o 4 osc = 0 Minimum voltage gain: A0 1 2 A0 2 osc 1 0 VX1 VY1 VY2 VX2 VX3 VY3 VX4 VY4 t TD 4-16

18 Ring Oscillator Design Stages in a ring oscillator Determine the maximum voltage swings When M1 is fully on, its gate and drain voltages are equal to VDD and VDD ISS RP, respectively. For M1 to remain in saturation, we have ISS RP VTH, i.e., the peak-to-peak swing at each drain must not exceed VTH. 4-17

19 Determine the minimum supply voltage Assuming the inputs vary between VDD and VDD ISSRP, As VY = VDD, M1 carries all of ISS and 2I SS VP VDD VTH ncox (W / L )1,2 As V1 falls and V2 rises, ID1 + ID2 = ISS, VGS1 = V1 VP and VGS2 = V2 VP, 1 1 ncox W / L 1,2 V1 VP VTH 2 ncox W / L 1,2 V2 VP VTH 2 I SS I SS VP V1 V2 2VTH V1 V2 2 2 ncox (W / L )1,2 4-18

20 If V1 and V2 vary differentially, then V1 = VCM + V and V2 = VCM V, where VCM = VDD ISSRP/2, yielding 1 4 I SS V P V CM V TH (2 V )2 2 n C ox (W / L )1,2 V P,min VCM VTH I SS nc ox (W / L )1,2 for V = 0. (ID1 = ID2 = ISS /2). Waveform Vp varies at twice the oscillation frequency. (frequency doublers) Minimum supply voltage: suppose Vp,min VISS, VISS denotes minimum required voltage across ISS. VDD RP I SS I SS VTH VISS 2 ncox (W /L )1,2 V DD V ISS V TH I SS R I P SS n C ox (W / L )1,

21 Voltage-Controlled Oscillators 4-20

22 Voltage-Controlled Oscillators (VCOs) An ideal VCO is a circuit whose output frequency is a linear function of its control voltage: out = 0 + KVCO Vcont 0 represents the intercept corresponding to Vcont = 0. KVCO denotes the gain or sensitivity of the circuit (expressed in rad/s/v). The achievable range, 2 1, is called the tuning range. 4-21

23 Performance Parameters of VCOs Center frequency The center frequency is determined by the environment in which the VCO is used. For example, in the clock generation network of a microprocessor, the VCO may be required to run at the clock rate or even twice that. Tuning range The required tuning range is dictated by two parameters: the variation of the VCO center frequency with process and temperature the frequency range necessary for the application. To minimize the effect of noise in Vcont, the VCO gain must be minimized, a constraint in direct conflict with the required tuning range. The allowable range of Vcont is from V1 to V2 and the tuning range must span at least 1 to 2, then KVCO must satisfy the following requirement: K VCO 2 1 V 2 V1 4-22

24 Performance Parameters of VCOs (cont d) Tuning linearity The tuning characteristics of VCOs exhibit nonlinearity, i.e., their gain, KVCO, is not constant. Such nonlinearity degrades the settling behavior of phaselocked loops. For this reason, it is desirable to minimize the variation of KVCO across the tuning range. For a given tuning range, nonlinearity inevitably leads to higher sensitivity for some region of the characteristic. Output amplitude It is desirable to achieve a large output oscillation amplitude, thus making the waveforms less sensitive to noise. The amplitude trades with power dissipation, supply voltage, and even tuning range. 4-23

25 Performance Parameters of VCOs (cont d) Power dissipation As with other analog circuits, oscillators suffer from trade-offs between speed, power dissipation, and noise. Supply and common-mode rejection Oscillators are quite sensitive to noise, especially if they are realized in single-ended form. Noise may be coupled to the control line of a VCO as well. For these reasons, it is preferable (but not always possible) to employ differential paths for both the oscillation signal and the control line. Output signal purity The electronic noise of the devices in the oscillator and supply noise lead to noise in the output phase and frequency. These effects are quantified by jitter and phase noise and determined by the requirements of each application. 4-24

26 VCO circuit design Conventional delay elements Current-starved inverter Variable Cload Vcont IN IN OUT Vcont OUT Vcont Be sensitive to power supply noise. Use an on-chip voltage regulator to reduce the effect of power supply noise. But it is not effective for operation at high frequency since a voltage regulator inherently has poor ac rejection. it reduce the useful power supply range, making it undesirable for low-supply applications. 4-25

27 Current-starved n-stage VCO MBp Vcont M4 ID4 M3 Vosc M2 ID1 Vcont MBn Biasing M1 n-stage Ring Osc. 4-26

28 Current-starved n-stage VCO Determine the oscillation frequency Output capacitance: 3 Ctot Cout Cin Cox' (W p L p Wn Ln ) Cox' (W p L p Wn Ln ) 2 o/p cap. of the delay stage i/p cap. of the next stage 5 Cox' (W p L p Wn Ln ) 2 ID4 M3 Total delay time: Vm M2 0 Vm charged time: t1 Ctot Vm I D4 ID1 VDD Vm I D1 C V Unity stage delay time td t1 t2 tot DD ID Ctot VDD Vm discharged time: t2 Ctot (We set ID1 = ID4 = ID, Vm = VDD /2). Oscillation frequency f osc Average current drawn by VCO: I avg n VDD Ctot n VDD Ctot f osc T ID 1 ID n td n C tot V DD 4-27 Average power dissipation of VCO: Pavg VDD I avg VDD I D

29 CSA ring oscillator Current steering amplifier (CSA) cell (or current steering logic, CSL) Ib Vin M1 M2 Vout M1: input device, M2: load When Vin is high, M1 turns on, sinking the bias current Ib, while M2 shuts off. The on resistor of M1 defines the output low voltage, VOL. When Vin is low, M1 turns off and Ib is steered to M2. The resistor of the diode-connected M2 defines the output high voltage, VOH. Output voltage swing: (W / L)1 (W / L) 2 2 I b V VOH VOL Vth Ib fosc, V (W / L)1 (W / L) 2 K ' Since the current source always operates in saturation, very small switching noise is generated. 4-28

30 CSA ring oscillator Three-stage CSA ring oscillator Vout Vcont Yang, JSSC, Apr The frequency of the CSA ring oscillator is practically independent of power supply. The maximum useful frequency of the VCO is limited by the saturation voltage of the cascoded PMOS current source in the charge-pump circuit. 4-29

Operational Amplifiers

Operational Amplifiers CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input

More information

Tuesday, March 29th, 9:15 11:30

Tuesday, March 29th, 9:15 11:30 Oscillators, Phase Locked Loops Tuesday, March 29th, 9:15 11:30 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 29th of March:

More information

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2

More information

Chapter 13 Oscillators and Data Converters

Chapter 13 Oscillators and Data Converters Chapter 13 Oscillators and Data Converters 13.1 General Considerations 13.2 Ring Oscillators 13.3 LC Oscillators 13.4 Phase Shift Oscillator 13.5 Wien-Bridge Oscillator 13.6 Crystal Oscillators 13.7 Chapter

More information

Chapter 13: Introduction to Switched- Capacitor Circuits

Chapter 13: Introduction to Switched- Capacitor Circuits Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor

More information

Clocking Techniques (II)

Clocking Techniques (II) Phase-Locke Loops Clocking Techniques (II) Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Three-stage ifferential current moe ring oscillator 0.8-m n-well CMOS process

More information

Experiment 1: Amplifier Characterization Spring 2019

Experiment 1: Amplifier Characterization Spring 2019 Experiment 1: Amplifier Characterization Spring 2019 Objective: The objective of this experiment is to develop methods for characterizing key properties of operational amplifiers Note: We will be using

More information

CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC

CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit

More information

ECEN 474/704 Lab 6: Differential Pairs

ECEN 474/704 Lab 6: Differential Pairs ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers

More information

A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process

A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process Krishna B. Makwana Master in VLSI Technology, Dept. of ECE, Vishwakarma Enginnering College, Chandkheda,

More information

Chapter 4: Differential Amplifiers

Chapter 4: Differential Amplifiers Chapter 4: Differential Amplifiers 4.1 Single-Ended and Differential Operation 4.2 Basic Differential Pair 4.3 Common-Mode Response 4.4 Differential Pair with MOS Loads 4.5 Gilbert Cell Single-Ended and

More information

Self-Biased PLL/DLL. ECG minute Final Project Presentation. Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas

Self-Biased PLL/DLL. ECG minute Final Project Presentation. Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas Self-Biased PLL/DLL ECG721 60-minute Final Project Presentation Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas Outline Motivation Self-Biasing Technique Differential Buffer

More information

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012 A Performance Comparison of Current Starved VCO and Source Coupled VCO for PLL in 0.18µm CMOS Process Rashmi K Patil, Vrushali G Nasre rashmikpatil@gmail.com, vrushnasre@gmail.com Abstract This paper describes

More information

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators 6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators Massachusetts Institute of Technology March 29, 2005 Copyright 2005 by Michael H. Perrott VCO Design for Narrowband

More information

TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 8 & 9: Oscillators

TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 8 & 9: Oscillators TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 8 & 9: Oscillators Ted Johansson, EKS, ISY ted.johansson@liu.se Overview 2 Razavi: Chapter 8, pp. 505-532, 544-551, 491-498. 8.1 Performance Parameters

More information

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore

More information

Design of High Gain Low Voltage CMOS Comparator

Design of High Gain Low Voltage CMOS Comparator Design of High Gain Low Voltage CMOS Comparator Shahid Khan 1 1 Rustomjee Academy for Global Careers Abstract: Comparators used in most of the analog circuits like analog to digital converters, switching

More information

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point. Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring

More information

Advanced Operational Amplifiers

Advanced Operational Amplifiers IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage

More information

A CMOS Analog Front-End Circuit for MEMS Based Temperature Sensor

A CMOS Analog Front-End Circuit for MEMS Based Temperature Sensor Technology Volume 1, Issue 2, October-December, 2013, pp. 01-06, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 A CMOS Analog Front-End Circuit for MEMS Based Temperature Sensor Bollam

More information

Analog Integrated Circuits Fundamental Building Blocks

Analog Integrated Circuits Fundamental Building Blocks Analog Integrated Circuits Fundamental Building Blocks Basic OTA/Opamp architectures Faculty of Electronics Telecommunications and Information Technology Gabor Csipkes Bases of Electronics Department Outline

More information

Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators

Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,

More information

Chapter 10 Differential Amplifiers

Chapter 10 Differential Amplifiers Chapter 10 Differential Amplifiers 10.1 General Considerations 10.2 Bipolar Differential Pair 10.3 MOS Differential Pair 10.4 Cascode Differential Amplifiers 10.5 Common-Mode Rejection 10.6 Differential

More information

DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER

DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER Mayank Gupta mayank@ee.ucla.edu N. V. Girish envy@ee.ucla.edu Design I. Design II. University of California, Los Angeles EE215A Term Project

More information

PHASE LOCKED LOOP DESIGN

PHASE LOCKED LOOP DESIGN PHASE LOCKED LOOP DESIGN by Kristen Elserougi, Ranil Fernando, Luca Wei SENIOR DESIGN PROJECT REPORT Submitted in partial fulfillment of the requirements for the degree of Bachelor of Science in Electrical

More information

6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators

6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators 6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott VCO Design for Wireless

More information

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,

More information

Tuesday, March 22nd, 9:15 11:00

Tuesday, March 22nd, 9:15 11:00 Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:

More information

A Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and ±35 ps Jitter

A Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and ±35 ps Jitter University of Pennsylvania ScholarlyCommons epartmental Papers (ESE) epartment of Electrical & Systems Engineering 7-1-2003 A Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and

More information

Lecture 23: PLLs. Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class

Lecture 23: PLLs. Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 23: PLLs Announcements Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class Open book open notes Project

More information

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended

More information

Self Biased PLL/DLL. ECG 721 Memory Circuit Design (Spring 2017) Dane Gentry 4/17/17

Self Biased PLL/DLL. ECG 721 Memory Circuit Design (Spring 2017) Dane Gentry 4/17/17 Self Biased PLL/DLL ECG 721 Memory Circuit Design (Spring 2017) Dane Gentry 4/17/17 1 Jitter Self Biased PLL/DLL Differential Buffer Delay Fig. 19.57 Bias Generator Self Biased DLL Input/Output p Delay

More information

Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop

Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Engineering, Technology & Applied Science Research Vol. 7, No. 2, 2017, 1473-1477 1473 A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Hamidreza Esmaeili Taheri Department of Electronics

More information

A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell

A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell Devi Singh Baghel 1, R.C. Gurjar 2 M.Tech Student, Department of Electronics and Instrumentation, Shri G.S. Institute of

More information

An Analog Phase-Locked Loop

An Analog Phase-Locked Loop 1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential

More information

Differential Amplifiers/Demo

Differential Amplifiers/Demo Differential Amplifiers/Demo Motivation and Introduction The differential amplifier is among the most important circuit inventions, dating back to the vacuum tube era. Offering many useful properties,

More information

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence

More information

Low Power Phase Locked Loop Design with Minimum Jitter

Low Power Phase Locked Loop Design with Minimum Jitter Low Power Phase Locked Loop Design with Minimum Jitter Krishna B. Makwana, Prof. Naresh Patel PG Student (VLSI Technology), Dept. of ECE, Vishwakarma Engineering College, Chandkheda, Gujarat, India Assistant

More information

Operational Amplifiers

Operational Amplifiers Monolithic Amplifier Circuits: Operational Amplifiers Chapter 1 Jón Tómas Guðmundsson tumi@hi.is 1. Week Fall 2010 1 Introduction Operational amplifiers (op amps) are an integral part of many analog and

More information

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design References: Analog Integrated Circuit Design by D. Johns and K. Martin and Design of Analog CMOS Integrated Circuits by B. Razavi All figures

More information

Solid State Devices & Circuits. 18. Advanced Techniques

Solid State Devices & Circuits. 18. Advanced Techniques ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular

More information

A CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE

A CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE A CMOS CURRENT CONTROLLED RING OSCILLATOR WI WIDE AND LINEAR TUNING RANGE Abstract Ekachai Leelarasmee 1 1 Electrical Engineering Department, Chulalongkorn University, Bangkok 10330, Thailand Tel./Fax.

More information

Lecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III

Lecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III Lecture 3 Biasing and Loading Single Stage FET Amplifiers The Building Blocks of Analog Circuits III In this lecture you will learn: Current biasing of circuits Current sources and sinks for CS, CG, and

More information

Lecture 240 Cascode Op Amps (3/28/10) Page 240-1

Lecture 240 Cascode Op Amps (3/28/10) Page 240-1 Lecture 240 Cascode Op Amps (3/28/10) Page 2401 LECTURE 240 CASCODE OP AMPS LECTURE ORGANIZATION Outline Lecture Organization Single Stage Cascode Op Amps Two Stage Cascode Op Amps Summary CMOS Analog

More information

An Improved Recycling Folded Cascode OTA with positive feedback

An Improved Recycling Folded Cascode OTA with positive feedback An Improved Recycling Folded Cascode OTA with positive feedback S.KUMARAVEL, B.VENKATARAMANI Department of Electronics and Communication Engineering National Institute of Technology Trichy Tiruchirappalli

More information

The steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation

The steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation It should be noted that the frequency of oscillation ω o is determined by the phase characteristics of the feedback loop. the loop oscillates at the frequency for which the phase is zero The steeper the

More information

A new class AB folded-cascode operational amplifier

A new class AB folded-cascode operational amplifier A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir

More information

Fundamentals of Microelectronics

Fundamentals of Microelectronics Fundamentals of Microelectronics CH1 Why Microelectronics? CH2 Basic Physics of Semiconductors CH3 Diode Circuits CH4 Physics of Bipolar Transistors CH5 Bipolar Amplifiers CH6 Physics of MOS Transistors

More information

INF4420. Outline. Switched capacitor circuits. Switched capacitor introduction. MOSFET as an analog switch 1 / 26 2 / 26.

INF4420. Outline. Switched capacitor circuits. Switched capacitor introduction. MOSFET as an analog switch 1 / 26 2 / 26. INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uil.no) 1 / 26 Outline Switched capacitor introduction MOSFET as an analog switch 2 / 26 Introduction Discrete time

More information

Sudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal

Sudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 45 Design and Performance Analysis of a Phase Locked Loop using Differential Voltage Controlled Oscillator Sudatta

More information

DESIGN AND PRINTED CIRCUIT BOARD LEVEL IMPLEMENTATION OF A NARROW BAND LC VCO ANJAN GOVINDARAJU. Presented to the Faculty of the Graduate School of

DESIGN AND PRINTED CIRCUIT BOARD LEVEL IMPLEMENTATION OF A NARROW BAND LC VCO ANJAN GOVINDARAJU. Presented to the Faculty of the Graduate School of DESIGN AND PRINTED CIRCUIT BOARD LEVEL IMPLEMENTATION OF A NARROW BAND LC VCO by ANJAN GOVINDARAJU Presented to the Faculty of the Graduate School of The University of Texas at Arlington in Partial Fulfillment

More information

Chapter 7 PHASE LOCKED LOOP

Chapter 7 PHASE LOCKED LOOP Chapter 7 PHASE LOCKED LOOP A phase-locked loop (PLL) is a closed -loop feedback system. The phase detector (PD), low-pass filter (LPF) and voltage controlled oscillator (VCO) are the main building blocks

More information

EC kHz, 7μA, CMOS, Rail-to-Rail Operational Amplifier. General Description. Features. Applications. Pin Assignments

EC kHz, 7μA, CMOS, Rail-to-Rail Operational Amplifier. General Description. Features. Applications. Pin Assignments General Description Features The is a single supply, low power CMOS operational amplifier; these amplifiers offer bandwidth of 250kHz, rail-to-rail inputs and outputs, and single-supply operation from

More information

Lecture 20: Passive Mixers

Lecture 20: Passive Mixers EECS 142 Lecture 20: Passive Mixers Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture 20 p.

More information

CMOS Digital Integrated Circuits Lec 11 Sequential CMOS Logic Circuits

CMOS Digital Integrated Circuits Lec 11 Sequential CMOS Logic Circuits Lec Sequential CMOS Logic Circuits Sequential Logic In Combinational Logic circuit Out Memory Sequential The output is determined by Current inputs Previous inputs Output = f(in, Previous In) The regenerative

More information

A Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS

A Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS A Unity Gain Fully-Differential 0bit and 40MSps Sample-And-Hold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8-μm CMOS technology

More information

C H A P T E R 5. Amplifier Design

C H A P T E R 5. Amplifier Design C H A P T E 5 Amplifier Design The Common-Source Amplifier v 0 = r ( g mvgs )( D 0 ) A v0 = g m r ( D 0 ) Performing the analysis directly on the circuit diagram with the MOSFET model used implicitly.

More information

Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits Design of Analog CMOS Integrated Circuits Behzad Razavi Professor of Electrical Engineering University of California, Los Angeles H Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco

More information

DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP

DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP 1 B. Praveen Kumar, 2 G.Rajarajeshwari, 3 J.Anu Infancia 1, 2, 3 PG students / ECE, SNS College of Technology, Coimbatore, (India)

More information

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

d. Can you find intrinsic gain more easily by examining the equation for current? Explain. EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a

More information

Hello, and welcome to the TI Precision Labs video series discussing comparator applications. The comparator s job is to compare two analog input

Hello, and welcome to the TI Precision Labs video series discussing comparator applications. The comparator s job is to compare two analog input Hello, and welcome to the TI Precision Labs video series discussing comparator applications. The comparator s job is to compare two analog input signals and produce a digital or logic level output based

More information

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery

More information

Basic OpAmp Design and Compensation. Chapter 6

Basic OpAmp Design and Compensation. Chapter 6 Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switched-capacitor

More information

HM9270C HM9270D HM 9270C/D DTMF RECEIVER. General Description. Features. Pin Configurations. * Connect to V SS. V DD St/GT ESt StD Q4 Q3 Q2 Q1 TOE

HM9270C HM9270D HM 9270C/D DTMF RECEIVER. General Description. Features. Pin Configurations. * Connect to V SS. V DD St/GT ESt StD Q4 Q3 Q2 Q1 TOE General Description The HM 9270C/D is a complete DTMF receiver integrating both the bandsplit filter and digital decoder functions. The filter section uses switched capacitor techniques for high- and low-group

More information

ISSN:

ISSN: High Frequency Power Optimized Ring Voltage Controlled Oscillator for 65nm CMOS Technology NEHA K.MENDHE 1, M. N. THAKARE 2, G. D. KORDE 3 Department of EXTC, B.D.C.O.E, Sevagram, India, nehakmendhe02@gmail.com

More information

UNIT III ANALOG MULTIPLIER AND PLL

UNIT III ANALOG MULTIPLIER AND PLL UNIT III ANALOG MULTIPLIER AND PLL PART A (2 MARKS) 1. What are the advantages of variable transconductance technique? [AUC MAY 2012] Good Accuracy Economical Simple to integrate Reduced error Higher bandwidth

More information

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational

More information

ELM824xA 3.0μA Very low power CMOS dual operational amplifier

ELM824xA 3.0μA Very low power CMOS dual operational amplifier ELM824xA 3.μA Very low power CMOS dual operational amplifier General description ELM824xA is a very low current consumption-typ.3.μa CMOS dual OP-AMP provided with a wide common mode input voltage range.

More information

Positive Feedback and Oscillators

Positive Feedback and Oscillators Physics 3330 Experiment #5 Fall 2011 Positive Feedback and Oscillators Purpose In this experiment we will study how spontaneous oscillations may be caused by positive feedback. You will construct an active

More information

EE301 Electronics I , Fall

EE301 Electronics I , Fall EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials

More information

21/10/58. M2-3 Signal Generators. Bill Hewlett and Dave Packard s 1 st product (1939) US patent No HP 200A s schematic

21/10/58. M2-3 Signal Generators. Bill Hewlett and Dave Packard s 1 st product (1939) US patent No HP 200A s schematic M2-3 Signal Generators Bill Hewlett and Dave Packard s 1 st product (1939) US patent No.2267782 1 HP 200A s schematic 2 1 The basic structure of a sinusoidal oscillator. A positive feedback loop is formed

More information

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure

More information

Analog Integrated Circuits. Lecture 7: OpampDesign

Analog Integrated Circuits. Lecture 7: OpampDesign Analog Integrated Circuits Lecture 7: OpampDesign ELC 601 Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina anader@ieee.org maboudina@gmail.com Department of Electronics and Communications Engineering

More information

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers ECEN 474/704 Lab 7: Operational Transconductance Amplifiers Objective Design, simulate and layout an operational transconductance amplifier. Introduction The operational transconductance amplifier (OTA)

More information

Research on Self-biased PLL Technique for High Speed SERDES Chips

Research on Self-biased PLL Technique for High Speed SERDES Chips 3rd International Conference on Machinery, Materials and Information Technology Applications (ICMMITA 2015) Research on Self-biased PLL Technique for High Speed SERDES Chips Meidong Lin a, Zhiping Wen

More information

Design of High-Speed Op-Amps for Signal Processing

Design of High-Speed Op-Amps for Signal Processing Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS

More information

ENE/EIE 211 : Electronic Devices and Circuit Design II Lecture 1: Introduction

ENE/EIE 211 : Electronic Devices and Circuit Design II Lecture 1: Introduction ENE/EIE 211 : Electronic Devices and Circuit Design II Lecture 1: Introduction 1/14/2018 1 Course Name: ENE/EIE 211 Electronic Devices and Circuit Design II Credits: 3 Prerequisite: ENE/EIE 210 Electronic

More information

Design of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology

Design of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology Design of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology Ravi Kumar 1, Seema Kanathe 2 ¹PG Scholar, Department of Electronics and Communication, Suresh GyanVihar University, Jaipur, India ²Assistant

More information

MOSA ELECTRONICS. Features. Description. MS8870 DTMF Receiver

MOSA ELECTRONICS. Features. Description. MS8870 DTMF Receiver Features Complete DTMF receiver Low power consumption Adjustable guard time Central Office Quality CMOS, Single 5V operation Description O rdering Information : 18 PIN DIP PACKAGE The is a complete DTMF

More information

Design of Low Voltage Low Power CMOS OP-AMP

Design of Low Voltage Low Power CMOS OP-AMP RESEARCH ARTICLE OPEN ACCESS Design of Low Voltage Low Power CMOS OP-AMP Shahid Khan, Prof. Sampath kumar V. Electronics & Communication department, JSSATE ABSTRACT Operational amplifiers are an integral

More information

DAT175: Topics in Electronic System Design

DAT175: Topics in Electronic System Design DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable

More information

Lecture 7: Components of Phase Locked Loop (PLL)

Lecture 7: Components of Phase Locked Loop (PLL) Lecture 7: Components of Phase Locked Loop (PLL) CSCE 6933/5933 Instructor: Saraju P. Mohanty, Ph. D. NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages,

More information

Differential Amplifiers

Differential Amplifiers Differential Amplifiers Benefits of Differential Signal Processing The Benefits Become Apparent when Trying to get the Most Speed and/or Resolution out of a Design Avoid Grounding/Return Noise Problems

More information

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II) Analysis and Design of Analog Integrated Circuits Lecture 20 Advanced Opamp Topologies (Part II) Michael H. Perrott April 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Outline of Lecture

More information

Session 2 MOS Transistor for RF Circuits

Session 2 MOS Transistor for RF Circuits Session 2 MOS Transistor for RF Circuits Session Speaker Chandramohan P. Session Contents MOS transistor basics MOS equivalent circuit Single stage amplifiers Opamp design Session objectives To understand

More information

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive

More information

LMV331TP / LMV393TP. General Purpose, 1.8V, RRI, Open-Drain Output Comparators. Features. Description. Applications. Pin Configuration (Top View)

LMV331TP / LMV393TP. General Purpose, 1.8V, RRI, Open-Drain Output Comparators. Features. Description. Applications. Pin Configuration (Top View) Features 3PEAK LMV331TP / LMV393TP Description Down to 1.8V Supply Voltage: 1.8V to 5.5V Low Supply Current: 40 μa per Channel High-to-Low Propagation Delay: 10 ns Internal Hysteresis Ensures Clean Switching

More information

Communication Systems. Department of Electronics and Electrical Engineering

Communication Systems. Department of Electronics and Electrical Engineering COMM 704: Communication Lecture 6: Oscillators (Continued) Dr Mohamed Abd El Ghany Dr. Mohamed Abd El Ghany, Mohamed.abdel-ghany@guc.edu.eg Course Outline Introduction Multipliers Filters Oscillators Power

More information

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits

More information

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview

More information

LETTER A 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation

LETTER A 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation 196 LETTER A 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation Ching-Yuan YANG a), Member and Jung-Mao LIN, Nonmember SUMMARY In this letter, a 1.25-Gb/s 0.18-µm

More information

Index terms: Analog to Digital conversion, capacitor sharing, high speed OPAMP-sharing pipelined analog to digital convertor, Low power.

Index terms: Analog to Digital conversion, capacitor sharing, high speed OPAMP-sharing pipelined analog to digital convertor, Low power. Pipeline ADC using Switched Capacitor Sharing Technique with 2.5 V, 10-bit Ankit Jain Dept. of Electronics and Communication, Indore Institute of Science & Technology, Indore, India Abstract: This paper

More information

Introduction to CMOS RF Integrated Circuits Design

Introduction to CMOS RF Integrated Circuits Design VI. Phase-Locked Loops VI-1 Outline Introduction Basic Feedback Loop Theory Circuit Implementation VI-2 What is a PLL? A PLL is a negative feedback system where an oscillatorgenerated signal is phase and

More information

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications Analysis and Design of Analog Integrated Circuits Lecture 8 Key Opamp Specifications Michael H. Perrott April 8, 0 Copyright 0 by Michael H. Perrott All rights reserved. Recall: Key Specifications of Opamps

More information

IMPLEMENTATION OF A LOW-KICKBACK-NOISE LATCHED COMPARATOR FOR HIGH-SPEED ANALOG-TO-DIGITAL DESIGNS IN 0.18

IMPLEMENTATION OF A LOW-KICKBACK-NOISE LATCHED COMPARATOR FOR HIGH-SPEED ANALOG-TO-DIGITAL DESIGNS IN 0.18 International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN 2249-684X Vol. 2 Issue 4 Dec - 2012 43-56 TJPRC Pvt. Ltd., IMPLEMENTATION OF A

More information

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering EXPERIMENT 8 MOSFET AMPLIFIER CONFIGURATIONS AND INPUT/OUTPUT IMPEDANCE OBJECTIVES The purpose of this experiment

More information

Fundamentals of Microelectronics

Fundamentals of Microelectronics Fundamentals of Microelectronics CH1 Why Microelectronics? CH2 Basic Physics of Semiconductors CH3 Diode Circuits CH4 Physics of Bipolar Transistors CH5 Bipolar Amplifiers CH6 Physics of MOS Transistors

More information

Microelectronics Part 2: Basic analog CMOS circuits

Microelectronics Part 2: Basic analog CMOS circuits GBM830 Dispositifs Médicaux Intelligents Microelectronics Part : Basic analog CMOS circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim!! http://www.cours.polymtl.ca/gbm830/! mohamad.sawan@polymtl.ca!

More information

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic

More information

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* Christopher Lam, Behzad Razavi University of California, Los Angeles, CA New wireless local area network (WLAN) standards have recently emerged

More information