Amplifiers. Department of Computer Science and Engineering
|
|
- Mabel Nicholson
- 6 years ago
- Views:
Transcription
1 Department o Computer Science and Engineering 2--8 Power ampliiers and the use o pulse modulation Switching ampliiers, somewhat incorrectly named digital ampliiers, have been growing in popularity when it comes to circuits or power ampliication, both or pure ampliication and as drivers or among other things motors. The reasons or this are primarily the simplicity o the circuitry and the low loss which makes it possible to create cheap applications with low power dissipation. We are going to have a look at this group o ampliiers but we will start with an exposé o the commonly used types o ampliication, discuss their merits and limitations and then turn our attention to switching ampliiers. The switching ampliiers need some kind o modulation o the pulse signal driving the ampliier and we will have a look at some schemes or doing this. We will have a look at pulse width modulation (PWM) and pulse density modulation (PDM). Let s start by deining what an ampliier is. Ampliiers An ampliier has the purpose o increasing some aspect o a signal. We can identiy three dierent types. Ampliiers that are designed to increase only the signal voltage (voltage ampliiers), to increase only the current (buers) or to increase both (power amps). We will concentrate on the latter type. Ampliiers typically operate rom a single sided power supply with only a positive or negative power rail and ground or rom a double sided, balanced, power supply with both positive and negative rails. The dierent methods o supplying power results in dierent approaches when it comes to biasing the power element, in most cases one or more transistors. With bias we mean some means o making sure that the transistors works in their active regions. We will not describe all these approaches. A number o dierent principles or power ampliication have evolved and these principles are divided into dierent classes o ampliiers that are identiied using letters rom the alphabet. By now almost all letters are used to name dierent ampliier classes. Some o the classes CHALMERS TEKNISKA HÖGSKOLA Institutionen ör data- och inormationsteknik Sida Avdelningen ör datorteknik Besöksadress: Rännvägen Göteborg
2 are very specialized or used only by just one or a ew companies. We will describe the most common classes o ampliication. Ampliier classes In this discussion we will only be discussing dierent types o ampliiers intended or power ampliication, that is we are not only interested in raising the voltage level but also increasing the current through the load. We will only look at transistor ampliiers. The classes will be described using schematic circuits and these schematics are very simpliied and would not work in a real design. Class A In the simplest orm o class A ampliier we use one transistor as the ampliication stage, Figure. This transistor is biased to a quiescent state where hal the available current low through the transistor and the voltage across the load is hal the supply voltage. The input voltage will modulate (change) the base voltage o the transistor and as a result the current through the transistor and the voltage across the load will vary around the quiescent values. Because o the variation around the quiescent state (Q-point), Figure 2, which lies in the active region o the transistor, Figure Class A ampliier this ampliier can be made very linear but at a cost. Since the transistor is conducting even when there is no input signal the power consumption will be large and most o the power will be dissipated as losses, as heat. The eiciency o the class A ampliier will be less that 25 %, that is more than 75 % o the power will be lost in the orm o heath that has to be transported away i the transistor is not to be destroyed. Because o this it is uncommon to use this type o ampliier or powers higher than some tens o Watts. Figure 2 Bias point or class A ampliier Page 2
3 Class B In the class B ampliier we try to solve the problem o the large power consumption and the low eiciency o the class A ampliier. We have two transistors in a so called push-pull coniguration and we make sure that each o these devices is conducting during separate hal periods o the input signal, Figure 3. When the input signal U IN is zero and the circuit is at rest none o the transistors conduct and there will be no power dissipation. The coniguration has some problems though. A transistor is not linear over the whole span rom very small to large signals, we have an unlinear area or both small and large signal levels. At low levels the transistor will not conduct properly and large signal levels we will get saturation. In this case the unlinearity at small signal levels is the problem. Because o the unlinearity the output signal will be distorted or small positive and negative signals. We will get what is called crossover distortion, Figure 4. Class B ampliiers can theoretically give an eiciency o 78 % but will in reality give a lower eiciency. The crossover distortion makes them unsuited or the ampliication o linear signals such as audio. Class AB Figure 3 Simpliied class B ampliier A class AB ampliier is a combination on the class A and class B theme. We start rom the class B coniguration but we make sure that the two transistors have small bias voltages on their bases even at rest. The bias circuit can in a simpliied orm be described as two diodes, Figure 5. By doing this to make sure that the transistors work in their linear regions. The price we have to pay or placing the transistors in their active regions is that the bias voltages make the transistors conduct even at rest resulting in both voltage over the transistors and current trough them and thereby giving raise to power losses. This type o ampliier will seldom have an eiciency o more than 5 %. Figure 4 Crossover distortion The class AB type o power ampliier is by ar the most requently used ampliier type since it is quit easy to design with a reasonable eiciency. U IN V DD -V DD R LOAD Figure 5 Simpliied class AB ampliier Page 3
4 Class C The class C ampliier is a bit special and can only be used under special circumstances, Figure 6. The circuit can give large ampliication but it is highly nonlinear meaning that it gives dierent ampliication or dierent requencies in the input signal, Figure 7. The nonlinearity can be o an acceptable level i we use the circuit over a small, narrow requency range which is something we ind in radio transmitters and receivers (transceivers) where the low requency signal is modulated on a high requency carrier wave and thereore just gives a narrow requency band around the carrier wave requency. With the development o modern class AB ampliiers these have gradually started to replace class C ampliiers also in radio applications. Figure 6 Simpliied class C ampliier Class G Figure 7 Class C requency plot A class G ampliier is a variation o the class AB ampliier. In order to decrease the unused voltage over the transistor when the input signal is low we use a lower voltage rom the power supply when the signal amplitude is low. To do this the power supply has a number o rails that supply dierent voltages and the rail that has enough voltage is switched in. Class H In class H we reine the theme o the class G ampliier. Instead o switching in dierent voltage rails rom the power supply we modulate the power supply voltage to make the supply voltage just some volts larger than the output voltage at any given time. The well known power ampliier vendor Labgruppen in Kungsbacka uses this method in many o their devices. Switching ampliier (Class D) We have seen that a problem with the ampliier types mentioned so ar is the power dissipation, the eiciency. Power is proportional to the voltage across the device and the current through it, P ~ U I, that is we could minimize this product by making either o the two properties, or both small and the irst o these options is the idea behind the switching ampliier. We have a number o dierent types o switching ampliiers but the most common type is reerred to as a class D ampliier, Figure 8. Observe that the D Page 4
5 does not stand or digital but just happens to be the next letter in the alphabet since this type were classiied beore the class G, class H and other types. We still have two transistors in a push-pull coniguration but we switch the transistors between two extreme states, non-conducting and saturated. In the non-conducting state the voltage across the transistor will be high and in the saturated state it will be low. When one o the transistors is non-conducting the other will be satu- Figure 8 Simpliied class D stage rated. Now how does this help us? No current will low through a non-conducting transistor so there will be no power dissipation no matter the size o the voltage across it. When the transistor is saturated the voltage across it will be small (around.2 Volts) and the power dissipation will be, not zero, but small although the current through the transistor might be high. This means that the power dissipation will be low in both cases and the eiciency will be high. This might seem nice but i we think a bit urther we realize that switching the transistors between two states, conducting and non-conducting can only give a aithul representation o the input signal i this is a square wave. Our aim is to ampliy analog signals, that is signals that can take on any voltage within their deinition range. This means that we have to introduce some orm o transormation o the analog signal into pulses that can switch the ampliier. We need some kind o modulator. Dierent types o modulation are used and we will discuss three o these, pulse width modulation (PWM), pulse density modulation (PDM) and sigma-delta modulation (Σ-Δ). Ater the ampliication we need some way to transorm the pulses back to an analog signal. We shall see that we can use a low pass ilter or this purpose. Pulse width modulation (PWM) In pulse width modulation (PWM) we use a modulator to change the duty cycle o the input pulse train into the class D ampliier in accordance with the analog voltage level. The duty cycle describes how large part o a period in the pulse signal that will be high (one) compared to the period time, the value is mostly given in percent. pulse time Duty cycle period time % A duty cycle o zero () percent means that the signal is always low, a duty cycle o 5 percent means that the signal is high during hal the period and low during the other hal, 75 percent duty cycle means that the signal is high during three ourths o the period time and a duty cycle o percent means that the signal is always high, Figure 9. Figure 9 Example o duty cycles Page 5
6 Now the unction o the PWM modulator is to create this pulse signal with varying duty cycle. The simplest way to directly transorm an analog signal to a PWM-signal is to connect the analog signal and a high requency triangle wave to the two inputs o a comparator, Figure. The requency o the triangle wave will give the requency o the PWM signal. The PWM signal is high when the input signal has a higher value than the level o the reerence triangle wave and low when the input signal has a lower value than the reerence triangle wave. Instead o using a triangle wave the modulator signal could also be generated digitally or come rom an A/D converter. Let s say that we have the latter. We deine the period o the generated pulse signal as a number o clock cycles. The easiest choice is to relate it to the resolution o the A/D converter. Let s say that the A/D converter works with n bits. The number o values we can have with this resolution is N = 2 n and i we set the pulse period to N clock cycles then the reading rom the A/D converter will simply give the number o clock cycles under a period where the signal should be high, that is it will directly give the duty cycle. We will get back to reasons or choosing other period times later. In most PWM-devices we have the option o deciding i the PWM-period should start with a low or a high level. In some devices we can also decide i the signals should be let or center aligned. The dierence could easily be seen i we have two PWM-channels with the same requency but dierent duty cycles. I the signals are let aligned it means that a new period o the signal starts at the same time on both channels. In Figure we have an example o this when the periods start with a high level. The result o the let alignment will be that i the two channels turn on some power hungry devices there will be a sudden current increase on both channels at the same time and this might cause some disturbance and place a big load on the power supply. I the PWM-signal is center aligned it is the center o the period that is at the same instance o time on both channels, Figure 2. Now the devices won t turn on at the same Figure Comparator as PWM-modulator Figure Let aligned PWM-signals Figure 2 Center aligned PWM-signals time as long as the two channels doesn t have the same duty cycle. In the example in our igures the period time o the center aligned signals are twice the period time o the let aligned signals. This is because the symmetrical PWM signal is in our device Page 6
7 generated by irst counting up a let aligned signal starting with low level and then counting the other way around starting with high level. Pulse density modulation (PDM) We saw earlier that in PWM we varied the duty cycle o our square wave according to the voltage level in our input signal. In pulse density modulation (PDM) we let the pulse signal be either high our low during the whole pulse period but we vary the number o periods that are high and the number o periods that are low in accordance with the level o the input signal, Figure 3. Figure 3 Pulse density modulated signal Beore we discuss our third modulation method, sigma-delta modulation, we will study our output signal or a while. Making the output signal analog I we look back on our goal it was to use the modulated signal to generate an analog output signal but so ar we have not reached this goal. Our output signal is still just a pulse train even i the power has increased. We need to do something about the pulse signal. Let s ocus our discussion on the PWM signal. I we analyze the requency content o the square wave with varying duty cycle (Fourier analysis) we will ind that the signal can be described by the equation T k sin T k t A A cosk t k 2 T where the signal properties are deined by Figure 4. From the equation we can see that the signal can be separated into a DC level A T and an ininite sum o requency components. The requency components have requencies k where k =, 2,3,, that is we have the undamental requency which is the same as the requency o the pulse train and the other requencies are integer multipliers o this requency. In reality the number o requency components is not Page 7
8 ininite. This would only happen i the signal transitions rom low to high and rom high to low were ininitely ast and this cannot be done with real components since it would take an ininite bandwidth. The DC level will vary with the duty cycle o the square wave, that is when we vary the duty cycle o the PWM signal this level will vary as the analog output signal that we are looking or. To be precise this is not a DC level but a low requency signal since it will vary with the duty cycle that we are constantly changing. Now all we want to keep is this slowly varying DC level and we want to remove the other requencies, that is the undamental requency and its overtones, rom the signal. These requencies will have higher requencies than the requency o the variation in the DC level and we can use a low pass ilter to remove them. An ideal low pass ilter allows low requencies to pass unaltered while higher requencies are blocked out. In a real implementation o the ilter the higher requencies will not be removed but they will be more or less attenuated. To get a ilter with low losses we will use a LC-ilter, in this case a second order ilter, Figure 5. I we analyze the ilter we will get the transer unction Figure 4 Pulse train U IN L C Figure 5 Output ilter R LOAD U OUT H R j C j L R j C 2 LC j L R 2 j Q 2 j Q where the cut o requency is 2 LC and the Q value Page 8
9 Q R C L For Q values o.5, and 2 and a normalized cuto requency o Hz we have the requency plots (amplitude) in Figure 6. We can see that when the requency gets above the cut o requency the signal will be more and more attenuated the higher the requency is (or as second order ilter the slope o the attenuation goes towards -2 db/octave or -4 db/decade). To reduce the higher requency components o our PWM signal eiciently we need to make sure that these requencies are well damped by the ilter. To accomplish this these requencies need to be much higher than the requency o the varying DC level that we want to keep. To ensure this the pulse requency o the PWM signal should me much higher than the highest signal requency. We could make a more eicient ilter by increasing the order o the ilter but then the ilter would be more complicated. Since it is easier to design active ilters o higher order than what it is to design passive ilters o the same order one might think that we could replace this passive ilter with an active ilter but we have to remember that the ilter should be placed ater the power ampliier and the operational ampliier in the active ilter cannot handle this kind o power so we have to stay with the passive ilter. Sigma-delta modulation (Σ-Δ) Amplitude (db) I we look pack to our paper on A/D- and D/A-converters we will ind that the output o a D/A converter had to be low pass iltered to remove the staircase shape given by the limited resolution o the DAC. We stated that this error could be described as a noise loor on our signal, Figure 7. In our current case with PWM Figure 7 Noise in DAC signal modulation the noise is even more o a problem since we don t have the staircase o the DAC signal but a signal switching all the way between positive and negative level which means that there are more noise to ilter away. Now getting back to our ADC/DAC paper we can remember that by using a sigmadelta modulator we could shape the noise so that a large part o it moved to higher Page LC ilter db-scale Q=.7 Q= Q= Frequency (Hz) Figure 6 Frequency plot o LC ilter Q, 5, and respectively, Hz 2
10 requencies, Figure 8. We can take advantage o this in our present application and use a sigma-delta modulator in our switching ampliier. The modulator is placed where we orm the shape o our pulse signal, that is beore the PWM and the power stage. Figure 8 Shaped noise using sigma-delta modulator Resolution and ilter damping When we generate the PWM signal in our processor we set the period o the PWM signal to a number o clock periods and we set the duty cycle by controlling during how many o these clock periods the signal should be a logic one (). The resolution o our PWM signal, that is the number o dierent duty cycles the signal can have, is governed by the period o the signal, that is by the number o clock cycles that orm one period o the PWM signal. I we have n bits o resolution we will get N = 2 n dierent duty cycles or our PWM-signal with the relative lengths ranging rom zero () to N -. This should cover the range rom % to % duty cycle which means that when we generate our PWM-signal using the system clock with a requency s and a period Ts the s period o our PWM-signal becomes (N ) T s and the requency o our PWM-signal becomes s. N Now since the processor clock has a ixed requency the requency o the PWM signal will get lower when we increase the resolution by increasing the number o clock periods in the period time. A lower requency or the PWM signal means that it will get closer to the requencies o the desired signal, the variation in the DC level. This will give a lower damping o the unwanted requency components in the LC ilter i we don t increase the order o the ilter. As a consequence we can see that the quality o the output signal is a tradeo between the resolution o the PWM signal and the damping o the ilter, Figure 9. Amplitude (db) LC ilter db-scale Q=.7 Q= Q=.5 Low PWM requency High resolution Low damping High PWM requency Low damping High damping Frequency (Hz) Figure 9 Tradeo between resolution and dampling Page
11 Other PWM applications Pulse width modulation has or a long time been used or the control o the speed in DC motors. There are several reasons or this. The accuracy o the speed, that is the resolution o the PWM signal is in many cases not that critical. The ability o the motor to react to duty cycle changes in the controlling PWM signal is pretty slow which means that the PWM requency can be low. Actually the motor in itsel acts as a low pass ilter which means that in many cases we can control the motor using the PWM signal directly and do away with the ilter. These things put together give a very simple implementation o the PWM control used or DC motors. Full class D ampliier I we put the parts together we get the ull class D ampliier starting with an analog signal and ending with a power ampliied version o this signal. There are two basic versions o the class D ampliier and they are class D ampliiers with and without eedback. The ampliier without eedback is simpler so we will start with this type. Class D ampliier without eedback The class D ampliier without eedback can be described by Figure 2. Figure 2 Class D ampliier without eedback The analog signal is irst sampled and AD converted to a digital signal with n bits. The sampling requency here is just high enough to avoid aliasing in the sampling that is the sampling requency is just over double the maximal signal requency. This requency is too low to give a good result in the PWM converter and the signal is thereore up sampled (interpolated) to a higher sampling requency. This requency is an integer multiplier o the original sampling requency. A sound signal is oten sampled with the requency 44, khz and with a resolution o 6 bits. We remember rom earlier that to have the ull 6 bits resolution in the PWM we would need a system clock requency o System clock requency , khz 2, 89 GHz This is way too high. Instead we lower the number o bits to three or our by using a delta/sigma converter and this means that the system clock requency would only be 8 or 6 times the sampling requency. Ater the PWM stage the signal is ampliied by the power stage which ollows the principle in Figure 6. Finally the signal is low pass iltered and applied to the load. Page
12 This is a very simple design but the drawback is that we have no control over i the resulting signal is good since we never check the output signal. To do this we need eedback o the result, o the output signal. We need a class D ampliier with eedback. Class D ampliier with eedback We have a class D ampliier with eedback in Figure 2. Figure 2 Class D ampliier with eedback We can see that the structure is quite similar to the ampliier without eedback but with some extra blocks. We take the output signal either beore or ater the output ilter and eed this back as a control signal. Now this is an analog signal so we have to AD convert it beore it is used. The output signal has ripple especially i we take it beore the output ilter so we have to ilter the signal beore the ADC. There is also a new ilter in the main path, the loop ilter. This ilter attenuates noise rom the ADC and gives requency correction in the passband. In the design o a good class D ampliier with eedback the demands on the ADC in the eedback loop is quite high. Pros and cons with class D ampliiers The big advantage with the class D ampliier is its high eiciency, it can be around 9 % or even more. In many cases it is also an advantage that i we leave out the ADC at the ront end the system is directly compatible with digital systems and practically all o the design, besides the output transistors and the output ilter, can be integrated with the rest o the digital electronics. The drawbacks are that the switching process gives rise to distortion and noise. It is also a problem that since we use the ull voltage swing o the output transistors any noise on the voltage rom the power supply will directly inluence the quality o the output signal. Page 2
Power amplifiers and the use of pulse modulation
Power ampliiers and the use o pulse modulation Ampliier types Voltage ampliication urrent ampliication (buer, driver) Power ampliication Ampliier characteristics Single sided power supply Double sided
More informationECEN 5014, Spring 2013 Special Topics: Active Microwave Circuits and MMICs Zoya Popovic, University of Colorado, Boulder
ECEN 5014, Spring 2013 Special Topics: Active Microwave Circuits and MMICs Zoya Popovic, University o Colorado, Boulder LECTURE 13 PHASE NOISE L13.1. INTRODUCTION The requency stability o an oscillator
More informationExperiment 7: Frequency Modulation and Phase Locked Loops Fall 2009
Experiment 7: Frequency Modulation and Phase Locked Loops Fall 2009 Frequency Modulation Normally, we consider a voltage wave orm with a ixed requency o the orm v(t) = V sin(ω c t + θ), (1) where ω c is
More informationISSUE: April Fig. 1. Simplified block diagram of power supply voltage loop.
ISSUE: April 200 Why Struggle with Loop ompensation? by Michael O Loughlin, Texas Instruments, Dallas, TX In the power supply design industry, engineers sometimes have trouble compensating the control
More informationLock-In Amplifiers SR510 and SR530 Analog lock-in amplifiers
Lock-In Ampliiers SR510 and SR530 Analog lock-in ampliiers SR510/SR530 Lock-In Ampliiers 0.5 Hz to 100 khz requency range Current and voltage inputs Up to 80 db dynamic reserve Tracking band-pass and line
More informationOSCILLATORS. Introduction
OSILLATOS Introduction Oscillators are essential components in nearly all branches o electrical engineering. Usually, it is desirable that they be tunable over a speciied requency range, one example being
More informationChapter 6: Introduction to Digital Communication
93 Chapter 6: Introduction to Digital Communication 6.1 Introduction In the context o this course, digital communications include systems where relatively high-requency analog carriers are modulated y
More informationstate the transfer function of the op-amp show that, in the ideal op-amp, the two inputs will be equal if the output is to be finite
NTODUCTON The operational ampliier (op-amp) orms the basic building block o many analogue systems. t comes in a neat integrated circuit package and is cheap and easy to use. The op-amp gets its name rom
More informationA technique for noise measurement optimization with spectrum analyzers
Preprint typeset in JINST style - HYPER VERSION A technique or noise measurement optimization with spectrum analyzers P. Carniti a,b, L. Cassina a,b, C. Gotti a,b, M. Maino a,b and G. Pessina a,b a INFN
More informationPhiladelphia University Faculty of Engineering Communication and Electronics Engineering. Amplifier Circuits-III
Module: Electronics II Module Number: 6503 Philadelphia University Faculty o Engineering Communication and Electronics Engineering Ampliier Circuits-III Operational Ampliiers (Op-Amps): An operational
More informationA Detailed Lesson on Operational Amplifiers - Negative Feedback
07 SEE Mid tlantic Section Spring Conerence: Morgan State University, Baltimore, Maryland pr 7 Paper ID #0849 Detailed Lesson on Operational mpliiers - Negative Feedback Dr. Nashwa Nabil Elaraby, Pennsylvania
More informationTraditional Analog Modulation Techniques
Chapter 5 Traditional Analog Modulation Techniques Mikael Olosson 2002 2007 Modulation techniques are mainly used to transmit inormation in a given requency band. The reason or that may be that the channel
More informationProf. Paolo Colantonio a.a
Pro. Paolo Colantonio a.a. 03 4 Operational ampliiers (op amps) are among the most widely used building blocks in electronics they are integrated circuits (ICs) oten DIL (or DIP) or SMT (or SMD) DIL (or
More informationComplex RF Mixers, Zero-IF Architecture, and Advanced Algorithms: The Black Magic in Next-Generation SDR Transceivers
Complex RF Mixers, Zero-F Architecture, and Advanced Algorithms: The Black Magic in Next-Generation SDR Transceivers By Frank Kearney and Dave Frizelle Share on ntroduction There is an interesting interaction
More informationSoftware Defined Radio Forum Contribution
Committee: Technical Sotware Deined Radio Forum Contribution Title: VITA-49 Drat Speciication Appendices Source Lee Pucker SDR Forum 604-828-9846 Lee.Pucker@sdrorum.org Date: 7 March 2007 Distribution:
More informationAnalog ó Digital Conversion Sampled Data Acquisition Systems Discrete Sampling and Nyquist Digital to Analog Conversion Analog to Digital Conversion
Today Analog ó Digital Conversion Sampled Data Acquisition Systems Discrete Sampling and Nyquist Digital to Analog Conversion Analog to Digital Conversion Analog Digital Analog Beneits o digital systems
More informationHigh Speed Communication Circuits and Systems Lecture 10 Mixers
High Speed Communication Circuits and Systems Lecture Mixers Michael H. Perrott March 5, 24 Copyright 24 by Michael H. Perrott All rights reserved. Mixer Design or Wireless Systems From Antenna and Bandpass
More informationMeasuring the Speed of Light
Physics Teaching Laboratory Measuring the peed o Light Introduction: The goal o this experiment is to measure the speed o light, c. The experiment relies on the technique o heterodyning, a very useul tool
More informationA Physical Sine-to-Square Converter Noise Model
A Physical Sine-to-Square Converter Noise Model Attila Kinali Max Planck Institute or Inormatics, Saarland Inormatics Campus, Germany adogan@mpi-in.mpg.de Abstract While sinusoid signal sources are used
More informationChapter 25: Transmitters and Receivers
Chapter 25: Transmitters and Receivers This chapter describes the design o transmitters and receivers or radio transmission. The terms used shall have a deined meaning such that the components rom the
More informationSpread-Spectrum Technique in Sigma-Delta Modulators
Spread-Spectrum Technique in Sigma-Delta Modulators by Eric C. Moule Submitted in Partial Fulillment o the Requirements or the Degree Doctor o Philosophy Supervised by Proessor Zeljko Ignjatovic Department
More informationSILICON DESIGNS, INC Model 1010 DIGITAL ACCELEROMETER
SILICON DESIGNS, INC Model 1010 DIGITAL ACCELEROMETER CAPACITIVE DIGITAL OUTPUT WIDE TEMPERATURE RANGE SURFACE MOUNT PACKAGE FEATURES Digital Pulse Density Output Low Power Consumption -55 to +125 (C Operation
More informationStudy Guide for the First Exam
Study Guide or the First Exam Chemistry 838 Fall 27 T V Atkinson Department o Chemistry Michigan State Uniersity East Lansing, MI 48824 Table o Contents Table o Contents...1 Table o Tables...1 Table o
More informationAmplifier Classes. nothing! Let us compare this to if the amplifier ONLY had to drive a 4 ohm load the dissipation
Amplifier Classes Audio amplifiers have been put into different classes The class is dictated by the way the output stages operate. For audio we have five basic classes but one of them pertains to how
More informationECE 5655/4655 Laboratory Problems
Assignment #4 ECE 5655/4655 Laboratory Problems Make Note o the Following: Due Monday April 15, 2019 I possible write your lab report in Jupyter notebook I you choose to use the spectrum/network analyzer
More informationAPPLICATION NOTE #1. Phase NoiseTheory and Measurement 1 INTRODUCTION
Tommorrow s Phase Noise Testing Today 35 South Service Road Plainview, NY 803 TEL: 56-694-6700 FAX: 56-694-677 APPLICATION NOTE # Phase NoiseTheory and Measurement INTRODUCTION Today, noise measurements
More informationSolid State Relays & Its
Solid State Relays & Its Applications Presented By Dr. Mostaa Abdel-Geliel Course Objectives Know new techniques in relay industries. Understand the types o static relays and its components. Understand
More informationIntroduction to OFDM. Characteristics of OFDM (Orthogonal Frequency Division Multiplexing)
Introduction to OFDM Characteristics o OFDM (Orthogonal Frequency Division Multiplexing Parallel data transmission with very long symbol duration - Robust under multi-path channels Transormation o a requency-selective
More information3.6 Intersymbol interference. 1 Your site here
3.6 Intersymbol intererence 1 3.6 Intersymbol intererence what is intersymbol intererence and what cause ISI 1. The absolute bandwidth o rectangular multilevel pulses is ininite. The channels bandwidth
More informationPotentiostat stability mystery explained
Application Note #4 Potentiostat stability mystery explained I- Introduction As the vast majority o research instruments, potentiostats are seldom used in trivial experimental conditions. But potentiostats
More informationPredicting the performance of a photodetector
Page 1 Predicting the perormance o a photodetector by Fred Perry, Boston Electronics Corporation, 91 Boylston Street, Brookline, MA 02445 USA. Comments and corrections and questions are welcome. The perormance
More informationHigh Speed Voltage Feedback Op Amps
MT056 TUTORIAL High Speed Voltage Feedback Op Amps In order to intelligently select the correct high speed op amp or a given application, an understanding o the various op amp topologies as well as the
More informationA Novel Off-chip Capacitor-less CMOS LDO with Fast Transient Response
IOSR Journal o Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719 Vol. 3, Issue 11 (November. 2013), V3 PP 01-05 A Novel O-chip Capacitor-less CMOS LDO with Fast Transient Response Bo Yang 1, Shulin
More informationSENSITIVITY IMPROVEMENT IN PHASE NOISE MEASUREMENT
SENSITIVITY IMROVEMENT IN HASE NOISE MEASUREMENT N. Majurec, R. Nagy and J. Bartolic University o Zagreb, Faculty o Electrical Engineering and Computing Unska 3, HR-10000 Zagreb, Croatia Abstract: An automated
More informationA MATLAB Model of Hybrid Active Filter Based on SVPWM Technique
International Journal o Electrical Engineering. ISSN 0974-2158 olume 5, Number 5 (2012), pp. 557-569 International Research Publication House http://www.irphouse.com A MATLAB Model o Hybrid Active Filter
More information6.976 High Speed Communication Circuits and Systems Lecture 16 Noise in Integer-N Frequency Synthesizers
6.976 High Speed Communication Circuits and Systems Lecture 16 in Integer-N Frequency Synthesizers Michael Perrott Massachusetts Institute o Technology Copyright 23 by Michael H. Perrott Frequency Synthesizer
More informationConsumers are looking to wireless
Phase Noise Eects on OFDM Wireless LAN Perormance This article quantiies the eects o phase noise on bit-error rate and oers guidelines or noise reduction By John R. Pelliccio, Heinz Bachmann and Bruce
More informationStudy Guide for the First Exam
Study Guide or the First Exam Chemistry 838 Fall 005 T V Atkinson Department o Chemistry Michigan State Uniersity East Lansing, MI 4884 The leel o knowledge and detail expected or the exam is that o the
More informationBode Plot based Auto-Tuning Enhanced Solution for High Performance Servo Drives
Bode lot based Auto-Tuning Enhanced Solution or High erormance Servo Drives. O. Krah Danaher otion GmbH Wachholder Str. 4-4 4489 Düsseldor Germany Email: j.krah@danaher-motion.de Tel. +49 3 9979 133 Fax.
More informationLab-Report Analogue Communications. Frequency Modulation
Lab-Report Analogue Communications Frequency Modulation Name: Dirk Becker Course: BEng Group: A Student No.: 98035 Date: 0/Mar/999 . Contents. CONENS. INRODUCION 3 3. FREQUENCY MODULAION SYSEMS 3 4. LAB
More informationControl of Light and Fan with Whistle and Clap Sounds
EE389 EDL Report, Department o Electrical Engineering, IIT Bombay, November 2004 Control o Light and Fan with Whistle and Clap Sounds Kashinath Murmu(01D07038) Group: D13 Ravi Sonkar(01D07040) Supervisor
More informationPhiladelphia University Faculty of Engineering Communication and Electronics Engineering. Amplifier Circuits-IV
Module: Electronics II Module Number: 6503 Philadelphia University Faculty o Engineering Communication and Electronics Engineering Ampliier Circuits-IV Oscillators and Linear Digital IC's: Oscillators:
More information( ) D. An information signal x( t) = 5cos( 1000πt) LSSB modulates a carrier with amplitude A c
An inormation signal x( t) 5cos( 1000πt) LSSB modulates a carrier with amplitude A c 1. This signal is transmitted through a channel with 30 db loss. It is demodulated using a synchronous demodulator.
More informationAnalog Frequency Synthesizers: A Short Tutorial. IEEE Distinguished Lecture SSCS, Dallas Chapter
Analog Frequency Synthesizers: A Short Tutorial IEEE Distinguished Lecture SSCS, Dallas Chapter Michael H. Perrott April 2013 Copyright 2013 by Michael H. Perrott All rights reserved. What is a Phase-Locked
More informationSignals and Systems II
1 To appear in IEEE Potentials Signals and Systems II Part III: Analytic signals and QAM data transmission Jerey O. Coleman Naval Research Laboratory, Radar Division This six-part series is a mini-course,
More informationCustom Design of an Analogue Input Digital Output Interface Card for Small Size PLCs
American Journal o Applied Sciences 4 (7): 479-483, 2007 ISSN 1546-9239 2007 Science Publications Custom Design o an Analogue Input Digital Output Interace Card or Small Size PLCs Mohammad A. k. Alia Division
More informationProject 2. Project 2: audio equalizer. Fig. 1: Kinter MA-170 stereo amplifier with bass and treble controls.
Introduction Project 2 Project 2: audio equalizer This project aims to motivate our study o ilters by considering the design and implementation o an audio equalizer. An equalizer (EQ) modiies the requency
More informationECE5984 Orthogonal Frequency Division Multiplexing and Related Technologies Fall Mohamed Essam Khedr. Channel Estimation
ECE5984 Orthogonal Frequency Division Multiplexing and Related Technologies Fall 2007 Mohamed Essam Khedr Channel Estimation Matlab Assignment # Thursday 4 October 2007 Develop an OFDM system with the
More informationNoise. Interference Noise
Noise David Johns and Ken Martin University o Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University o Toronto 1 o 55 Intererence Noise Unwanted interaction between circuit and outside world
More informationFrequency-Foldback Technique Optimizes PFC Efficiency Over The Full Load Range
ISSUE: October 2012 Frequency-Foldback Technique Optimizes PFC Eiciency Over The Full Load Range by Joel Turchi, ON Semiconductor, Toulouse, France Environmental concerns lead to new eiciency requirements
More informationEXPERIMENT 7 NEGATIVE FEEDBACK and APPLICATIONS
PH315 A. La osa EXPEIMENT 7 NEGATIE FEEDBACK and APPLICATIONS I. PUPOSE: To use various types o eedback with an operational ampliier. To build a gaincontrolled ampliier, an integrator, and a dierentiator.
More informationEUP3484A. 3A, 30V, 340KHz Synchronous Step-Down Converter DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit
3A, 30, 340KHz ynchronous tep-down Converter DECRIPTION The is a synchronous current mode buck regulator capable o driving 3A continuous load current with excellent line and load regulation. The can operate
More informationThe Application of Active Filters Supported by Pulse Width Modulated Inverters in the Harmonic Simulation of the High Power Electric Traction
The Application o Active Filters Supported by Pulse Width Modulated Inverters in the Harmonic Simulation o the High Power Electric Traction P. Kiss, A. Balogh 2, A. Dán, I. Varjasi 2 Department o Electric
More informationSinusoidal signal. Arbitrary signal. Periodic rectangular pulse. Sampling function. Sampled sinusoidal signal. Sampled arbitrary signal
Techniques o Physics Worksheet 4 Digital Signal Processing 1 Introduction to Digital Signal Processing The ield o digital signal processing (DSP) is concerned with the processing o signals that have been
More informationValidation of a crystal detector model for the calibration of the Large Signal Network Analyzer.
Instrumentation and Measurement Technology Conerence IMTC 2007 Warsaw, Poland, May 1-3, 2007 Validation o a crystal detector model or the calibration o the Large Signal Network Analyzer. Liesbeth Gommé,
More informationFundamentals of Spectrum Analysis. Christoph Rauscher
Fundamentals o Spectrum nalysis Christoph Rauscher Christoph Rauscher Volker Janssen, Roland Minihold Fundamentals o Spectrum nalysis Rohde & Schwarz GmbH & Co. KG, 21 Mühldorstrasse 15 81671 München Germany
More information) 3.75 sin 2 10 t 25 sin(6 10 t )
Hoework NAME Solutions EE 442 Hoework #6 Solutions (Spring 2018 Due April 2, 2018 ) Print out hoework and do work on the printed pages. Proble 1 Tone-Modulated FM Signal (12 points) A 100 MHz carrier wave
More informationEUP A, 30V, 340KHz Synchronous Step-Down Converter DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit
2A, 30, 340KHz ynchronous tep-down Converter DECRIPTION The is a synchronous current mode buck regulator capable o driving 2A continuous load current with excellent line and load regulation. The can operate
More informationSignal Sampling. Sampling. Sampling. Sampling. Sampling. Sampling
Signal Let s sample the signal at a time interval o Dr. Christopher M. Godrey University o North Carolina at Asheville Photo: C. Godrey Let s sample the signal at a time interval o Reconstruct the curve
More informationOptimization and implementation of a multi-level buck converter for standard CMOS on-chip integration
International Workshop on Power Supply On Chip September 22nd - 24th, 2008, Cork, Ireland Optimization and implementation o a multi-level buck converter or standard CMOS on-chip integration Vahid Yousezadeh,
More information1. Motivation. 2. Periodic non-gaussian noise
. Motivation One o the many challenges that we ace in wireline telemetry is how to operate highspeed data transmissions over non-ideal, poorly controlled media. The key to any telemetry system design depends
More informationGlobal Design Analysis for Highly Repeatable Solid-state Klystron Modulators
CERN-ACC-2-8 Davide.Aguglia@cern.ch Global Design Analysis or Highly Repeatable Solid-state Klystron Modulators Anthony Dal Gobbo and Davide Aguglia, Member, IEEE CERN, Geneva, Switzerland Keywords: Power
More informationInstantaneous frequency Up to now, we have defined the frequency as the speed of rotation of a phasor (constant frequency phasor) φ( t) = A exp
Exponential modulation Instantaneous requency Up to now, we have deined the requency as the speed o rotation o a phasor (constant requency phasor) φ( t) = A exp j( ω t + θ ). We are going to generalize
More informationAP3598A 21 PVCC 15 VCC 9 FS HGATE1 BOOT1 PHASE1 23 LGATE1 16 PGOOD R LG1 3 EN 4 PSI 5 VID 8 VREF HGATE2 18 BOOT2 19 PHASE2 7 REFIN LGATE2 6 REFADJ
APPLICATION NOTE 24 COMPACT DUAL-PHASE SYNCHRONOUS-RECTIFIED BUCK CONTROLLER General Description The is a dual-phase synchronous buck PWM controller with integrated drivers which are optimized or high
More informationPage 1. Telecommunication Electronics TLCE - A1 03/05/ DDC 1. Politecnico di Torino ICT School. Lesson A1
Politecnico di Torino ICT School Lesson A1 A1 Telecommunication Electronics Radio systems architecture» Basic radio systems» Image rejection» Digital and SW radio» Functional units Basic radio systems
More informationGert Veale / Christo Nel Grintek Ewation
Phase noise in RF synthesizers Gert Veale / Christo Nel Grintek Ewation Introduction & Overview Where are RF synthesizers used? What is phase noise? Phase noise eects Classic RF synthesizer architecture
More informationPLL AND NUMBER OF SAMPLE SYNCHRONISATION TECHNIQUES FOR ELECTRICAL POWER QUALITY MEASURMENTS
XX IMEKO World Congress Metrology or Green Growth September 9 14, 2012, Busan, Republic o Korea PLL AND NUMBER OF SAMPLE SYNCHRONISATION TECHNIQUES FOR ELECTRICAL POWER QUALITY MEASURMENTS Richárd Bátori
More informationComplex Spectrum. Box Spectrum. Im f. Im f. Sine Spectrum. Cosine Spectrum 1/2 1/2 1/2. f C -f C 1/2
ECPE 364: view o Small-Carrier Amplitude Modulation his handout is a graphical review o small-carrier amplitude modulation techniques that we studied in class. A Note on Complex Signal Spectra All o the
More informationELEC3106 Electronics. Lecture notes: non-linearity and noise. Objective. Non-linearity. Non-linearity measures
ELEC316 Electronics Lecture notes: non-linearity and noise Objective The objective o these brie notes is to supplement the textbooks used in the course on the topic o non-linearity and electrical noise.
More informationIllustrated Fractions
Illustrated Fractions Jetser Carasco Copyright 008 by Jetser Carasco All materials on this book are protected by copyright and cannot be reproduced without permission. 1 Table o contents Lesson #0: Preliminaries--------------------------------------------------
More informationOur starting point is a figure of the four-fold symmetric Black Snowflake shown-
PROPERTIES OF FRACTAL SQUARES Several years ago while studying ractals, including the Koch Fractal Curve and the Sierapinski Triangle, we ound an interesting new igure based on a zeroth generation square.
More informationMcGill University. Department. of Electrical and Computer Engineering. Communications systems A
McGill University Department. o Electrical and Computer Engineering Communications systems 304-411A 1 The Super-heterodyne Receiver 1.1 Principle and motivation or the use o the super-heterodyne receiver
More informationPreprint. This is the submitted version of a paper published in Electronic environment.
http://www.diva-portal.org Preprint This is the submitted version o a paper published in Electronic environment. Citation or the original published paper (version o record): Stranneb, D. (0) A Primer on
More informationNew Techniques for Testing Power Factor Correction Circuits
Keywords Venable, frequency response analyzer, impedance, injection transformer, oscillator, feedback loop, Bode Plot, power supply design, power factor correction circuits, current mode control, gain
More informationA Low 1/f Noise CMOS Low-Dropout Regulator with Current-Mode Feedback Buffer Amplifier
A Low 1/ Noise CMOS Low-Dropout Regulator with Current-Mode Feedback Buer Ampliier Wonseok Oh, Bertan Bakkaloglu, Bhaskar Aravind*, Siew Kuok Hoon* Arizona State University *Texas Instruments Inc Motivation
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics B1 - Radio systems architecture» Basic radio systems» Image rejection» Digital and SW radio» Functional units 19/03/2012-1 ATLCE
More informationWith the proposed technique, those two problems will be overcome. reduction is to eliminate the specific harmonics, which are the lowest orders.
CHAPTER 3 OPTIMIZED HARMONIC TEPPED-WAVEFORM TECHNIQUE (OHW The obective o the proposed optimized harmonic stepped-waveorm technique is to reduce, as much as possible, the harmonic distortion in the load
More informationAnalysis and Mitigation of Harmonic Currents and Instability due to Clustered Distributed Generation on the Low Voltage Network
2, rue d Artois, F-758 PARIS CIGRE US National Committee http : //www.cigre.org 25 Grid o the Future Symposium Analysis and Mitigation o Harmonic Currents and Instability due to Clustered Distributed Generation
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics B1 - Radio systems architecture» Basic radio systems» Image rejection» Digital and SW radio» Functional units AY 2015-16 05/03/2016-1
More informationLousy Processing Increases Energy Efficiency in Massive MIMO Systems
1 Lousy Processing Increases Energy Eiciency in Massive MIMO Systems Sara Gunnarsson, Micaela Bortas, Yanxiang Huang, Cheng-Ming Chen, Liesbet Van der Perre and Ove Edors Department o EIT, Lund University,
More informationChapter 23: Superposition, Interference, and Standing Waves
Chapter 3: Superposition, Intererence, and Standing Waves Previously, we considered the motion o a single wave in space and time What i there are two waves present simultaneously in the same place and
More informationFinding Loop Gain in Circuits with Embedded Loops
Finding oop Gain in Circuits with Embedded oops Sstematic pproach to Multiple-oop nalsis bstract Stabilit analsis in eedback sstems is complicated b non-ideal behaior o circuit elements and b circuit topolog.
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickson Department o Electrical, Computer, and Energy Engineering University o Colorado, Boulder Computation ohase! T 60 db 40 db 20 db 0 db 20 db 40 db T T 1 Crossover requency c 1 Hz 10 Hz 100
More informationLow-bit Conversion & Noise Shaping
Low-bit Conversion & Noise Shaping Preace Noise Shaping Mathematical basis Tricks or improving perormance Use o noise shaping pplication in D/ conversion pplication in /D conversion &
More informationFunctional Description of Algorithms Used in Digital Receivers
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 1 Functional Description o Algorithms Used in Digital Receivers John Musson #, Old Dominion University, Norolk, VA
More informationElectronic PRINCIPLES
MALVINO & BATES Electronic PRINCIPLES SEVENTH EDITION Chapter 21 Active Filters Topics Covered in Chapter 21 Ideal responses Approximate responses Passive ilters First-order stages VCVS unity-gain second-order
More informationD E V I A L E T PA R I S
D E V I A L E T 1 0 p l a c e Ve n d ô m e 7 5 0 0 1 PA R I S w w w. d e v i a l e t. c o m 21st century High End Audio Technologies Patented DAC design and Analog Digital Hybrid ampliication technology
More informationSample Rate Conversion for Software Radio
SOFTWARE AND DSP IN RADIO Sample Rate Conversion or Sotware Radio Tim Hentschel and Gerhard Fettweis, Dresden University o Technology ABSTRACT Sotware radio terminals must be able to process many various
More informationAdvantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12.
Analog Signals Signals that vary continuously throughout a defined range. Representative of many physical quantities, such as temperature and velocity. Usually a voltage or current level. Digital Signals
More informationELEC207 Linear Integrated Circuits
University o Nizwa Faculty o Engineering and Architecture Electrical and omputer Engineering ELE07 Linear Integrated ircuits Week 8 Ate Abu alim Fall 05/06 0/5/05 FILTE A ilter is a device that passes
More informationi L1 I in Leave the 10µF cap across the input terminals Figure 1. DC-DC SEPIC Converter
EE46L, Power Electronics, DC-DC SEPIC Converter Version March 1, 01 Overview SEPIC converters make it possible to eiciently convert a DC voltage to either a lower or higher voltage. SEPIC converters are
More informationSMALL-SIGNAL ANALYSIS AND CONTROL DESIGN OF ISOLATED POWER SUPPLIES WITH OPTOCOUPLER FEEDBACK
SMALL-SINAL ANALYSIS AND ONTROL DESIN OF ISOLATED POWER SUPPLIES WITH OPTOOUPLER FEEDAK Yuri Panov and Milan Jovanović Power Electronics Laboratory Delta Products orporation P.O. ox 273, 5 Davis Drive
More informationClass D audio-power amplifiers: Interactive simulations assess device and filter performance
designfeature By Duncan McDonald, Transim Technology Corp CLASS D AMPLIFIERS ARE MUCH MORE EFFICIENT THAN OTHER CLASSICAL AMPLIFIERS, BUT THEIR HIGH EFFICIENCY COMES AT THE EXPENSE OF INCREASED NOISE AND
More informationBuilding An Average Model For Primary-Side Regulated Flyback Converters
ISSUE: March 7 Building An Average Model For Primary-Side Regulated Flyback onverters by Yann Vaquette, O Semiconductor, Toulouse, France Ac analysis is well covered in the literature or a classical lyback
More informationA DVS System Based on the Trade-off Between Energy Savings and Execution Time
A DVS System Based on the Trade-o Between Energy Savings and Execution Time M. Vasić, O. García, J.A. Oliver, P. Alou, J.A. Cobos Universidad Politécnica de Madrid (UPM), Centro de Electrónica Industrial
More informationModule 5. DC to AC Converters. Version 2 EE IIT, Kharagpur 1
Module 5 DC to AC Converters Version 2 EE IIT, Kharagpur 1 Lesson 37 Sine PWM and its Realization Version 2 EE IIT, Kharagpur 2 After completion of this lesson, the reader shall be able to: 1. Explain
More informationAPPLICATION NOTE 6609 HOW TO OPTIMIZE USE OF CONTROL ALGORITHMS IN SWITCHING REGULATORS
Keywords: switching regulators, control algorithms, loop compensation, constant on-time, voltage mode, current mode, control methods, isolated converters, buck converter, boost converter, buck-boost converter
More informationEE 230 Lecture 39. Data Converters. Time and Amplitude Quantization
EE 230 Lecture 39 Data Converters Time and Amplitude Quantization Review from Last Time: Time Quantization How often must a signal be sampled so that enough information about the original signal is available
More informationOptimizing Reception Performance of new UWB Pulse shape over Multipath Channel using MMSE Adaptive Algorithm
IOSR Journal o Engineering (IOSRJEN) ISSN (e): 2250-3021, ISSN (p): 2278-8719 Vol. 05, Issue 01 (January. 2015), V1 PP 44-57 www.iosrjen.org Optimizing Reception Perormance o new UWB Pulse shape over Multipath
More informationEEE 311: Digital Signal Processing I
EEE 311: Digital Signal Processing I Course Teacher: Dr Newaz Md Syur Rahim Associated Proessor, Dept o EEE, BUET, Dhaka 1000 Syllabus: As mentioned in your course calendar Reerence Books: 1 Digital Signal
More information