Description The PT7C4563 serial real-time clock is a low-power Supports I 2 C-Bus's high speed mode (400 khz)

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "Description The PT7C4563 serial real-time clock is a low-power Supports I 2 C-Bus's high speed mode (400 khz)"

Transcription

1 Real-time lock Module (I 2 Bus) Features Using external kHz quartz crystal Description The PT74563 serial real-time clock is a low-power Supports I 2 -Bus's high speed mode (400 khz) clock/calendar with a programmable square-wave output. Includes time (Hour/Minute/Second) and calendar (Year/Month/Date/Day) counter functions (BD code) Programmable square wave output signal Oscillator stop flag Low backup current: typ. 400n at V DD =3.0V and T =25 Operating range: 1.3V to 5.5V ddress and data are transferred serially via a 2-wire bidirectional bus. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in the 24- hour format indicator. Table 1 shows the basic functions of PT More details are shown in section: overview of functions. Table 1. Basic functions of PT74563 Item Function PT Oscillator 2 Time Source: rystal: kHz Oscillator enable/disable - Oscillator fail detect Time display entury bit 12-hour - 24-hour Time count chain enable/disable - 3 Interrupt larm interrupt 4 Programmable square wave output (Hz) 1, 32, 1.024k, k 5 ommunicati on 2-wire I 2 bus Burst mode - ll trademarks are property of their respective owners. 11/10/2016 1

2 Pin onfiguration PT X1 V 8 2 X2 SQW 7 3 INT SL 6 4 GND SD 5 SOI-8, MSOP-8, DIP-8 TSSOP-8, TDFN-8 SOI-8 TSSOP-8 Pin Description Pin no. Pin Type Description 1 X1 I Oscillator ircuit Input. Together with X2, kHz crystal is connected between them. 2 X2 O Oscillator ircuit Output. Together with X1, kHz crystal is connected between them. 3 INT O Interrupt Output. Open drain, active low. 4 GND P Ground. 5 SD I/O Serial Data Input/Output. SD is the input/output pin for the 2-wire serial interface. The SD pin is open-drain output and requires an external pull-up resistor. 6 SL I Serial lock Input. SL is used to synchronize data movement on the I 2 serial interface. 7 SQW O lock Output. Open drain. Four frequencies selectable: k, 1.024k, 32, 1Hz when SQWE bit is set to 1. 8 V P Power. ll trademarks are property of their respective owners. 11/10/2016 2

3 Function Block PT74363 omparator larm Register (Min, Hour, Day, Date) X khz D OS ounter hain Time ounter (Sec,Min,Hour,Day,Date,Month,Year) X2 G INT SQW ontrol Register larm Interrupt ontrol Square Wave Output ontrol ddress Decoder Shift Register ddress Register I /O Interface (I 2 ) SL SD Note: Built in D = G =12pF Maximum Ratings Storage Temperature o to +150 o mbient Temperature with Power pplied o to +85 o Supply Voltage to Ground Potential (Vcc to GND) V to +6.5V D Input (ll Other Inputs except Vcc & GND) V to (V cc +0.3V) D Output Voltage (SD, /INT, /INTB pins) V to +6.5V Power Dissipation mW (Depend on package) Note: Stresses greater than those listed under MXIMUM RTINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Recommended Operating onditions Symbol Description Min. Typ. Max. Unit V Power voltage V IH Input high level 0.7 V - V +0.3 V V IL Input low level V T Operating temperature º ll trademarks are property of their respective owners. 11/10/2016 3

4 D Electrical haracteristics Unless otherwise specified, GND =0V, V = 1.3 ~ 5.5 V, T = -40 to +85, f OS = kHz. Sym. Description Pin onditions Min. Typ. Max. Unit V Supply voltage Supply voltage for clock data integrity I Supply current V Interface inactive. T = 25 1) Interface active. f SL = 400kHz, T = 25 1) V V Interface active Interface inactive (f SL = 0Hz), pin 7 disabled T =-40~85 Interface inactive (f SL = 0Hz), pin 7 enabled at 32kHz T =- 40~85 f SL = 400kHz f SL = 100kHz V = 5.0V V = 3.0V V = 5.0V V = 3.0V V IL1 Low-level input voltage SL V V IH1 High-level input voltage SL - 0.7V - V SD V OL = 0.4V, V = 5V I OL Low-level output voltage /INT, SQW V OL = 0.4V, V = 5V I IL Input leakage current SL I OZ Output current when OFF Note: 1) For reliable oscillator start-up at power-up: V (min)power-up = V (min) V. Electrical haracteristics V n n V m Sym Description Value Unit V HM Rising and falling threshold voltage high 0.8 V V V HL Rising and falling threshold voltage low 0.2 V V Signal V HM V LM t f t r ll trademarks are property of their respective owners. 11/10/2016 4

5 Over the operating range Symbol Item Min. Typ. Max. Unit f SL SL clock frequency khz t SU;ST STRT condition set-up time s t HD;ST STRT condition hold time s t SU;DT Data set-up time (RT read/write) ns t HD;DT1 Data hold time (RT write) ns t HD;DT2 Data hold time (RT read) s t SU;STO STOP condition setup time s t BUF Bus idle time between a STRT and STOP condition s t LOW When SL = "L" s t HIGH When SL = "H" s t r Rise time for SL and SD s t f Fall time for SL and SD s t SP * llowable spike time on bus ns B apacitance load for each bus line pf * Note: Only reference for design. S Sr P t SU;ST SL t LOW f SL t HIGH t HD;ST t SP t BUF SD t HD;ST t SU;DT t HD;DT t SU;ST t SU;STO t HD;ST S Start condition P Stop condition Sr Restart condition ll trademarks are property of their respective owners. 11/10/2016 5

6 Recommended Layout for rystal Note: The crystal, traces and crystal input pins should be isolated from RF generating signals. Built-in apacitors Specifications and Recommended External apacitors Parameter Symbol Typ Unit Build-in capacitors X1 to GND G 12 pf X2 to GND D 12 pf Recommended External capacitors for X1 to GND 1 10 pf crystal L =12.5pF X2 to GND 2 10 pf Recommended External capacitors for X1 to GND 1 0 pf crystal L =6pF X2 to GND 2 0 pf Note: The frequency of crystal can be optimized by external capacitor 1 and 2, for frequency=32.768hz, 1 and 2 should meet the equation as below: par + [( 1+ G)*( 2+ D)]/ [( 1+ G)+( 2+ D)] = L par is all parasitical capacitor between X1 and X2. L is crystal s load capacitance. rystal Specifications Parameter Symbol Min Typ Max Unit Nominal Frequency f O khz Series Resistance ESR k Load apacitance L - 6/ pf ll trademarks are property of their respective owners. 11/10/2016 6

7 Function Description Overview of Functions 1. lock function PU can read or write data including the year (last two digits), month, date, day, hour, minute, and second. ny (two-digit) year that is a multiple of 4 is treated as a leap year and calculated automatically as such until the year larm function These devices have one alarm system that outputs interrupt signals from INT for PT74563 to PU when the date, day of the week, hour, minute or second correspond to the setting. Each of them may output interrupt signal separately at a specified time. The alarm may be selectable between on and off for matching alarm or repeating alarm. 3. Programmable square wave output square wave output enable bit controls square wave output at pin 7. 4 frequencies are selectable: 1, 32, 1.024k, and k Hz. 4. Interface with PU Data is read and written via the I 2 bus interface using two signal lines: SL (clock) and SD (data). Since the output of the I/O pin SD is open drain, a pull-up resistor should be used on the circuit board if the PU output I/O is also open drain. The SL's maximum clock frequency is 400 khz, which supports the I 2 bus's high-speed mode. 5. Oscillator fail detect When oscillator fail, OSF bit will be set. ll trademarks are property of their respective owners. 11/10/2016 7

8 Registers 1. llocation of registers ddr. (hex) *1 Function (time range BD format) Register definition Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 00 ontrol/status 1 01 ontrol/status 2 F *2 IE *3 02 Seconds (00-59) OSF *4 S40 S20 S10 S8 S4 S2 S1 03 Minutes (00-59) M40 M20 M10 M8 M4 M2 M1 04 Hours (00-23) H20 H10 H8 H4 H2 H1 05 Dates (01-31) D20 D10 D8 D4 D2 D1 06 Days of the week (00-06) W4 W2 W1 07 Months (01-12) MO10 MO8 MO4 MO2 MO1 08 Years (00-99) Y80 Y40 Y20 Y10 Y8 Y4 Y2 Y1 09 larm: Minutes (00-59) E *5 M40 M20 M10 M8 M4 M2 M1 0 larm: Hours (01-12) E *5 H20 H10 H8 H4 H2 H1 0B larm: Dates (01-31) E *5 D20 D10 D8 D4 D2 D1 0 larm: Weekday (00-06) E *5 W4 W2 W1 0D SQW control SQWE RS1 RS0 aution points: *1. PT74563 uses 8 bits for address. For excess 0FH address, PT74563 will not respond. *2. larm interrupt flag bits. *3. larm interrupt enable bits. *4. Oscillator fail indicates. Indicate clock integrity. *5. larm enable bit. larm will be active when related time is matching if E = 0. *6. ll bits marked with "" are not implemented. ll trademarks are property of their respective owners. 11/10/2016 8

9 2. ontrol and status register ddr. (hex) D Description D7 D6 D5 D4 D3 D2 D1 D0 ontrol/status 1 (default) 0 Undefined 0 Undefined 1 Undefined Undefined Undefined ontrol/status 2 F IE (default) Undefined Undefined Undefined 0 Undefined Undefined 0 0 SQW control SQWE RS1 RS0 (default) 1 Undefined Undefined Undefined Undefined Undefined 0 0 a) larm Interrupt IE: larm Interrupt Enable bit. IE Data Description Read / Write 0 larm interrupt disabled 1 larm interrupt enabled Default F: larm Flag F Data Description Read Write 0 larm flag inactive 1 larm flag active 0 larm flag is cleared 1 larm flag remains unchanged b) SQW control SQWE: SQW output clock enable bit. SQWE Data Description Read / Write 0 the SQW output is inhibited and SQW output is set to high-impedance 1 the SQW output is activated Default RS1, RS0: SQW output frequency select. RS1, RS0 Data SQW output freq. (Hz) k Default Read / Write k ll trademarks are property of their respective owners. 11/10/2016 9

10 3. Time ounter Time digit display (in BD code): Second digits: Range from 00 to 59 and carried to minute digits when incremented from 59 to 00. Minute digits: Range from 00 to 59 and carried to hour digits when incremented from 59 to 00. Hour digits: See description on the /12, 24 bit. arried to day and day-of-the-week digits when incremented from 11 p.m. to 12 a.m. or 23 to 00. ddr. Description D7 D6 D5 D4 D3 D2 D1 D0 (hex) Seconds OSF *1 S40 S20 S10 S8 S4 S2 S1 (default) 1 Undefined Undefined Undefined Undefined Undefined Undefined Undefined Minutes M40 M20 M10 M8 M4 M2 M1 (default) 0 Undefined Undefined Undefined Undefined Undefined Undefined Undefined Hours H20 H10 H8 H4 H2 H1 (default) 0 0 Undefined Undefined Undefined Undefined Undefined Undefined *1 Note: Indicate clock integrity. When the bit is 1, the clock integrity is no longer guaranteed and the time need be adjusted. 4. Days of the week ounter The day counter is a divide-by-7 counter that counts from 00 to 06 and up 06 before starting again from 00. Values that correspond to the day of week are user defined but must be sequential (i.e., if 0 equals Sunday, then 1 equals Monday, and so on). Illogical time and date entries result in undefined operation. ddr. (hex) 06 Description D7 D6 D5 D4 D3 D2 D1 D0 Days of the week W4 W2 W1 (default) Undefined Undefined Undefined 5. alendar ounter The data format is BD format. Day digits: Range from 1 to 31 (for January, March, May, July, ugust, October and December). Range from 1 to 30 (for pril, June, September and November). Range from 1 to 29 (for February in leap years). Range from 1 to 28 (for February in ordinary years). arried to month digits when cycled to 1. Month digits: Range from 1 to 12 and carried to year digits when cycled to 1. Year digits: Range from 00 to 99 and 00, 04, 08,, 92 and 96 are counted as leap years. ddr. (hex) Description D7 D6 D5 D4 D3 D2 D1 D0 Dates D20 D10 D8 D4 D2 D1 (default) 0 0 Undefined Undefined Undefined Undefined Undefined Undefined Months M10 M8 M4 M2 M1 (default) Undefined 0 0 Undefined Undefined Undefined Undefined Undefined Years Y80 Y40 Y20 Y10 Y8 Y4 Y2 Y1 (default) Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined ll trademarks are property of their respective owners. 11/10/

11 6. larm Register PT74563: larm Register ddr. Description D7 D6 D5 D4 D3 D2 D1 D larm: Minutes E *1 M40 M20 M10 M8 M4 M2 M1 (default) Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined larm: Hours E *2 H20 H10 H8 H4 H2 H1 (default) Undefined 0 Undefined Undefined Undefined Undefined Undefined Undefined 0B 0 larm: Dates E *3 D20 D10 D8 D4 D2 D1 (default) Undefined 0 Undefined Undefined Undefined Undefined Undefined Undefined larm: Weekday E *4 W4 W2 W1 *1 Note: Minute alarm enable bit. *2 Note: Hour alarm enable bit. *3 Note: Date alarm enable bit. *4 Note: Weekday alarm enable bit. (default) Undefined Undefined Undefined Undefined larm Function Related register Function Register definition Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 01 ontrol/status 2 F IE 02 Seconds OSF S40 S20 S10 S8 S4 S2 S1 03 Minutes M40 M20 M10 M8 M4 M2 M1 04 Hours H20 H10 H8 H4 H2 H1 05 Dates D20 D10 D8 D4 D2 D1 06 Days of the week W4 W2 W1 09 larm: Minutes E M40 M20 M10 M8 M4 M2 M1 0 larm: Hours E H20 H10 H8 H4 H2 H1 0B larm: Dates E D20 D10 D8 D4 D2 D1 0 larm: Weekday E W4 W2 W1 When one or more of these registers are loaded with a valid minute, hour, day or weekday and its corresponding bit larm Enable (E) is logic 0, then that information will be compared with the current minute, hour, day and weekday. When all enabled comparisons first match, the larm Flag (F) is set. F will remain set until cleared by software. Once F has been cleared it will only be set again when the time increments to match the alarm condition once more. larm registers which have their bit E at logic 1 will be ignored. ll trademarks are property of their respective owners. 11/10/

12 ommunication 1. I 2 Bus Interface a) Overview of I 2 -BUS The I 2 bus supports bi-directional communications via two signal lines: the SD (data) line and SL (clock) line. combination of these two signals is used to transmit and receive communication start/stop signals, data signals, acknowledge signals, and so on. Both the SL and SD signals are held at high level whenever communications are not being performed. The starting and stopping of communications is controlled at the rising edge or falling edge of SD while SL is at high level. During data transfers, data changes that occur on the SD line are performed while the SL line is at low level, and on the receiving side the data is captured while the SL line is at high level. In either case, the data is transferred via the SL line at a rate of one bit per clock pulse. The I 2 bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device and the receiving device responds to communications only when its slave address matches the slave address in the received data. b) System onfiguration ll ports connected to the I 2 bus must be either open drain or open collector ports in order to enable ND connections to multiple devices. SL and SD are both connected to the VDD line via a pull-up resistance. onsequently, SL and SD are both held at high level when the bus is released (when communication is not being performed). Vcc R P R P SD SL Master MU Slave RT Other Peripheral Device Note: When there is only one master, the MU is ready for driving SL to "H" and R P of SL may not required. Fig.1 System configuration ll trademarks are property of their respective owners. 11/10/

13 c) Starting and Stopping I 2 Bus ommunications Fig.2 Starting and stopping on I 2 bus STRT condition, repeated STRT condition, and STOP condition STRT condition SD level changes from high to low while SL is at high level STOP condition SD level changes from low to high while SL is at high level Repeated STRT condition (RESTRT condition) In some cases, the STRT condition occurs between a previous STRT condition and the next STOP condition, in which case the second STRT condition is distinguished as a RESTRT condition. Since the required status is the same as for the STRT condition, the SD level changes from high to low while SL is at high level. d) Data Transfers and cknowledge Responses during I 2 -BUS ommunication Data transfers Data transfers are performed in 8-bit (1 byte) units once the STRT condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the STRT condition and STOP condition. The address auto increment function operates during both write and read operations. Updating of data on the transmitter (transmitting side)'s SD line is performed while the SL line is at low level. The receiver (receiving side) captures data while the SL line is at high level. *Note with caution that if the SD data is changed while the SL line is at high level, it will be treated as a STRT, RESTRT, or STOP condition. ll trademarks are property of their respective owners. 11/10/

14 Data acknowledge response ( signal) When transferring data, the receiver generates a confirmation response ( signal, low active) each time an 8-bit data segment is received. If there is no signal from the receiver, it indicates that normal communication has not been established. (This does not include instances where the master device intentionally does not generate an signal.) Immediately after the falling edge of the clock pulse corresponding to the 8th bit of data on the SL line, the transmitter releases the SD line and the receiver sets the SD line to low (= acknowledge) level. SL from Master SD from transmitter (sending side) Release SD SD from receiver (receiving side) Low active signal fter transmitting the signal, if the Master remains the receiver for transfer of the next byte, the SD is released at the falling edge of the clock corresponding to the 9th bit of data on the SL line. Data transfer resumes when the Master becomes the transmitter. When the Master is the receiver, if the Master does not send an signal in response to the last byte sent from the slave, that indicates to the transmitter that data transfer has ended. t that point, the transmitter continues to release the SD and awaits a STOP condition from the Master. e) Slave ddress The I 2 bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device. ll communications begin with transmitting the [STRT condition] + [slave address (+ R/W specification)]. The receiving device responds to this communication only when the specified slave address it has received matches its own slave address. Slave addresses have a fixed length of 7 bits. See table for the details. n R/W bit is added to each 7-bit slave address during 8-bit transfers. Slave address Operation Transfer data R / W bit bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Read 3 h 1 (= Read) Write 2 h 0 (= Write) 2. I 2 Bus s Basic Transfer Format S Start indication P Stop indication RT cknowledge Sr Restart indication Master cknowledge ll trademarks are property of their respective owners. 11/10/

15 a) Write via I 2 bus S Slave address (7 bits) write ddr. setting bit bit bit bit bit bit bit bit P Start Slave address + write specification ddress Specifies the write start address. Write data Stop b) Read via I 2 bus Standard read S Slave address (7 bits) write ddr. setting Start Slave address + write specification ddress Specifies the read start address. Sr Slave address (7 bits) Read bit bit bit bit bit bit bit bit bit bit bit bit bit bit bit bit / P Restart Slave address + read specification Data read (1) Data is read from the specified start address and address auto increment. Data read (2) ddress auto increment to set the address for the next data to be read. N O Stop Simplified read S Slave address (7 bits) Read bit bit bit bit bit bit bit bit bit bit bit bit bit bit bit bit / P Start Slave address + read specification Data read (1) Data is read from the address pointed by the internal address register and address auto increment. Data read (2) ddress register auto increment to set the address for the next data to be read. N O Stop Note: 1. The above steps are an example of transfers of one or two bytes only. There is no limit to the number of bytes transferred during actual communications H, 4H are used as test mode address. ustomer should not use the addresses. ll trademarks are property of their respective owners. 11/10/

16 Mechanical Information W (SOI-8) ll trademarks are property of their respective owners. 11/10/

17 L (TSSOP-8) ll trademarks are property of their respective owners. 11/10/

18 U (MSOP-8) ll trademarks are property of their respective owners. 11/10/

19 ZE (Lead free and Green 8-Pin TDFN) Note: For latest package info, please check: Ordering Information Part Number Package ode Package PT74563WE W 8-Pin, 150mil Wide (SOI) PT74563WEX W 8-Pin, 150mil Wide (SOI), Tape/Reel PT74563UE U 8-Pin, Mini Small Outline Package (MSOP) PT74563UEX U 8-Pin, Mini Small Outline Package (MSOP), Tape/Reel PT74563LE L 8-Pin, 173mil Wide (TSSOP) PT74563LEX L 8-Pin, 173mil Wide (TSSOP), Tape/Reel PT74563ZEE ZE 8-Pin, 2x3 (TDFN) PT74563ZEEX ZE 8-Pin, 2x3 (TDFN), Tape/Reel Note: Thermal characteristics can be found on the company web site at E = Pb-free and Green dding X Suffix= Tape/Reel ll trademarks are property of their respective owners. 11/10/

Item Function PT7C4337A PT7C4337AC. Source Crystal(32.768KHz) External crystal Integrated Crystal Oscillator enable/disable Oscillator fail detect

Item Function PT7C4337A PT7C4337AC. Source Crystal(32.768KHz) External crystal Integrated Crystal Oscillator enable/disable Oscillator fail detect Features Using external 32.768kHz quartz crystal for PT7C4337 Using internal 32.768kHz quartz crystal for PT7C4337C Supports I 2 C-Bus's high speed mode (400 khz) Includes time (Hour/Minute/Second) and

More information

DS1307ZN. 64 X 8 Serial Real Time Clock PIN ASSIGNMENT FEATURES

DS1307ZN. 64 X 8 Serial Real Time Clock PIN ASSIGNMENT FEATURES DS1307 64 8 Serial Real Time Clock FEATURES Real time clock counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap year compensation valid up to 2100 56 byte nonvolatile

More information

DS1307ZN. 64 X 8 Serial Real Time Clock

DS1307ZN. 64 X 8 Serial Real Time Clock 64 X 8 Serial Real Time Clock www.dalsemi.com FEATURES Real time clock counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap year compensation valid up to 2100 56

More information

DS x 8, Serial, I 2 C Real-Time Clock

DS x 8, Serial, I 2 C Real-Time Clock AVAILABLE DS1307 64 x 8, Serial, I 2 C Real-Time Clock GENERAL DESCRIPTION The DS1307 serial real-time clock (RTC) is a lowpower, full binary-coded decimal (BCD) clock/calendar plus 56 bytes of NV SRAM.

More information

DS1807 Addressable Dual Audio Taper Potentiometer

DS1807 Addressable Dual Audio Taper Potentiometer Addressable Dual Audio Taper Potentiometer www.dalsemi.com FEATURES Operates from 3V or 5V Power Supplies Ultra-low power consumption Two digitally controlled, 65-position potentiometers Logarithmic resistor

More information

IN1307N/D/IZ1307 CMOS IC of Real Time Watch with Serial Interface, 56 Х 8 RAM

IN1307N/D/IZ1307 CMOS IC of Real Time Watch with Serial Interface, 56 Х 8 RAM CMOS IC of Real Time Watch with Serial Interface, 56 Х 8 RAM The IN307 is a low power full BCD clock calendar plus 56 bytes of nonvolatile SRAM. Address and data are transferred serially via a 2-wire bi-directional

More information

Description. Features. Pin Configuration. Pin Description PI4MSD5V9546A. 4 Channel I2C bus Switch with Reset

Description. Features. Pin Configuration. Pin Description PI4MSD5V9546A. 4 Channel I2C bus Switch with Reset 4 Channel I2C bus Switch with Reset Features Description 1-of-4 bidirectional translating multiplexer I2C-bus interface logic Operating power supply voltage:1.65 V to 5.5 V Allows voltage level translation

More information

IDT1337 REAL-TIME CLOCK WITH I 2 C SERIAL INTERFACE. Features. General Description. Applications. Block Diagram DATASHEET

IDT1337 REAL-TIME CLOCK WITH I 2 C SERIAL INTERFACE. Features. General Description. Applications. Block Diagram DATASHEET DATASHEET REAL-TIME CLOCK WITH I 2 C SERIAL INTERFACE IDT1337 General Description The IDT1337 device is a low power serial real-time clock () device with two programmable time-of-day alarms and a programmable

More information

REAL-TIME CLOCK WITH BATTERY BACKED NON-VOLATILE RAM IDT1338. General Description. Features. Applications. Block Diagram DATASHEET

REAL-TIME CLOCK WITH BATTERY BACKED NON-VOLATILE RAM IDT1338. General Description. Features. Applications. Block Diagram DATASHEET DATASHEET IDT1338 General Description The IDT1338 is a serial real-time clock () device that consumes ultra-low power and provides a full binary-coded decimal (BCD) clock/calendar with 56 bytes of battery

More information

Two-/Four-Channel, I 2 C, 7-Bit Sink/Source Current DAC

Two-/Four-Channel, I 2 C, 7-Bit Sink/Source Current DAC 19-4744; Rev 1; 7/9 Two-/Four-Channel, I 2 C, 7-Bit Sink/Source General Description The DS4422 and DS4424 contain two or four I 2 C programmable current DACs that are each capable of sinking and sourcing

More information

PI6ULS5V9509 Level Translating I 2 C-Bus/SMBus Repeater with Tiny Package

PI6ULS5V9509 Level Translating I 2 C-Bus/SMBus Repeater with Tiny Package Features Bidirectional buffer isolates capacitance and allows 400 pf on port B of the device Port A operating supply voltage range of 1.1 V to V CC(B) - 1.0V Port B operating supply voltage range of 2.5

More information

Features. Description. Pin Description. Pin Configuration PI6ULS5V9517A. MSOP-8 and SOIC-8. UQFN1.6x1.6-8L(Top view) DFN2x3-8L(Top view)

Features. Description. Pin Description. Pin Configuration PI6ULS5V9517A. MSOP-8 and SOIC-8. UQFN1.6x1.6-8L(Top view) DFN2x3-8L(Top view) Level Translating I2C Bus/SMBus Repeater Features 2 channel, bidirectional buffer I 2 C-bus and SMBus compatible Port A operating supply voltage range of 0.8 V to 5.5 V Port B operating supply voltage

More information

DS1202, DS1202S. Serial Timekeeping Chip FEATURES PIN ASSIGNMENT. ORDERING INFORMATION DS pin DIP DS1202S 16 pin SOIC DS1202S8 8 pin SOIC

DS1202, DS1202S. Serial Timekeeping Chip FEATURES PIN ASSIGNMENT. ORDERING INFORMATION DS pin DIP DS1202S 16 pin SOIC DS1202S8 8 pin SOIC DS22, DS22S Serial Timekeeping Chip FEATURES Real time clock counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap year compensation 2 x 8 RAM for scratchpad data

More information

S-35392A 2-WIRE REAL-TIME CLOCK. Features. Applications. Package. ABLIC Inc., Rev.3.2_03

S-35392A 2-WIRE REAL-TIME CLOCK. Features. Applications. Package.  ABLIC Inc., Rev.3.2_03 www.ablicinc.com 2-WIRE REAL-TIME CLOCK ABLIC Inc., 26-216 Rev.3.2_3 The is a CMOS 2-wire real-time clock IC which operates with the very low current consumption in the wide range of operation voltage.

More information

PCA General description. 8-bit Fm+ I 2 C-bus LED driver

PCA General description. 8-bit Fm+ I 2 C-bus LED driver Rev. 7.1 18 December 2017 Product data sheet 1. General description The is an I 2 C-bus controlled 8-bit LED driver optimized for Red/Green/Blue/mber (RGB) color mixing applications. Each LED output has

More information

M41T0 SERIAL REAL-TIME CLOCK

M41T0 SERIAL REAL-TIME CLOCK SERIAL REAL-TIME CLOCK FEATURES SUMMARY 2.0 TO 5.5V CLOCK OPERATING VOLTAGE COUNTERS FOR SECONDS, MINUTES, HOURS, DAY, DATE, MONTH, YEARS, and CENTURY YEAR 2000 COMPLIANT I 2 C BUS COMPATIBLE (400kHz)

More information

V OUT0 OUT DC-DC CONVERTER FB

V OUT0 OUT DC-DC CONVERTER FB Rev 1; /08 Dual-Channel, I 2 C Adjustable General Description The contains two I 2 C adjustable-current DACs that are each capable of sinking or sourcing current. Each output has 15 sink and 15 source

More information

Application Manual. AB-RTCMC kHz-B5ZE-S3 Real Time Clock/Calendar Module with I 2 C Interface

Application Manual. AB-RTCMC kHz-B5ZE-S3 Real Time Clock/Calendar Module with I 2 C Interface Application Manual AB-RTCMC-32.768kHz-B5ZE-S3 Real Time Clock/Calendar Module with I 2 C Interface _ Abracon Corporation (www.abracon.com) Page (1) of (55) CONTENTS 1.0 Overview... 4 2.0 General Description...

More information

S-35390A 2-WIRE REAL-TIME CLOCK. Features. Applications. Packages. SII Semiconductor Corporation, Rev.4.

S-35390A 2-WIRE REAL-TIME CLOCK. Features. Applications. Packages.  SII Semiconductor Corporation, Rev.4. www.sii-ic.com 2-WIRE REAL-TIME CLOCK SII Semiconductor Corporation, 2004-2016 Rev.4.2_02 The is a CMOS 2-wire real-time clock IC which operates with the very low current consumption in the wide range

More information

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET ICS660 Description The ICS660 provides clock generation and conversion for clock rates commonly needed in digital video equipment, including rates for MPEG, NTSC, PAL, and HDTV. The ICS660 uses

More information

SCL INT/SQW SDA DS3231 GND

SCL INT/SQW SDA DS3231 GND 19-5170; Rev 8; 7/10 Extremely Accurate I 2 C-Integrated General Description The is a low-cost, extremely accurate I 2 C realtime clock (RTC) with an integrated temperaturecompensated crystal oscillator

More information

S-35399A03 2-WIRE REAL-TIME CLOCK. Features. Applications. Package. ABLIC Inc., Rev.3.1_03

S-35399A03 2-WIRE REAL-TIME CLOCK. Features. Applications. Package.  ABLIC Inc., Rev.3.1_03 www.ablicinc.com 2-WIRE REAL-TIME CLOCK ABLIC Inc., 2007-2016 Rev.3.1_03 The is a CMOS 2-wire real-time clock IC which operates with the very low current consumption in the wide range of operation voltage.

More information

PI3C3305/PI3C3306. Features. Description. Applications. PI3C3306 Block Diagram. PI3C3305 Block Diagram. PI3C Pin Configuration

PI3C3305/PI3C3306. Features. Description. Applications. PI3C3306 Block Diagram. PI3C3305 Block Diagram. PI3C Pin Configuration 2.5V/3., High-Bandwidth, Hot-Insertion, 2-Bit, 2-Port Bus Switch w/ Individual Enables Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High Bandwidth (>400 MHz) Rail-to-Rail,

More information

3-Channel Fun LED Driver

3-Channel Fun LED Driver 3-Channel Fun LED Driver Description is a 3-channel fun LED driver which features two-dimensional auto breathing mode. It has One Shot Programming mode and PWM Control mode for RGB lighting effects. The

More information

S-35190A 3-WIRE REAL-TIME CLOCK. Features. Applications. Packages. ABLIC Inc., Rev.4.2_03

S-35190A 3-WIRE REAL-TIME CLOCK. Features. Applications. Packages.  ABLIC Inc., Rev.4.2_03 www.ablicinc.com 3-WIRE REAL-TIME CLOCK ABLIC Inc., 2004-2016 Rev.4.2_03 The is a CMOS 3-wire real-time clock IC which operates with the very low current consumption in the wide range of operation voltage.

More information

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET DATASHEET ICS662-03 Description The ICS662-03 provides synchronous clock generation for audio sampling clock rates derived from an HDTV stream. The device uses the latest PLL technology to provide superior

More information

INTEGRATED CIRCUITS. PCA9515 I 2 C bus repeater. Product data Supersedes data of 2002 Mar May 13

INTEGRATED CIRCUITS. PCA9515 I 2 C bus repeater. Product data Supersedes data of 2002 Mar May 13 INTEGRATED CIRCUITS Supersedes data of 2002 Mar 01 2002 May 13 PIN CONFIGURATION NC SCL0 1 2 8 V CC 7 SCL1 SDA0 3 6 SDA1 GND 4 5 EN DESCRIPTION The is a BiCMOS integrated circuit intended for application

More information

PCF General description. 2. Features and benefits. 3. Applications. Real-time clock/calendar

PCF General description. 2. Features and benefits. 3. Applications. Real-time clock/calendar Rev. 10 3 April 2012 Product data sheet 1. General description The is a CMOS 1 Real-Time Clock (RTC) and calendar optimized for low power consumption. A programmable clock output, interrupt output, and

More information

MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET MK2705 Description The MK2705 provides synchronous clock generation for audio sampling clock rates derived from an MPEG stream, or can be used as a standalone clock source with a 27 MHz crystal.

More information

IS31FL CHANNEL FUN LED DRIVER July 2015

IS31FL CHANNEL FUN LED DRIVER July 2015 1-CHANNEL FUN LED DRIVER July 2015 GENERAL DESCRIPTION IS31FL3191 is a 1-channel fun LED driver which has One Shot Programming mode and PWM Control mode for LED lighting effects. The maximum output current

More information

DS1302 Trickle-Charge Timekeeping Chip

DS1302 Trickle-Charge Timekeeping Chip DS1302 Trickle-Charge Timekeeping Chip wwwmaxim-iccom FEATURES Real-Time Clock Counts Seconds, Minutes, Hours, Date of the Month, Month, Day of the Week, and Year with Leap-Year Compeation Valid Up to

More information

IS31FL3190 IS31FL CHANNEL FUN LED DRIVER. Preliminary Information November 2015

IS31FL3190 IS31FL CHANNEL FUN LED DRIVER. Preliminary Information November 2015 1-CHANNEL FUN LED DRIVER GENERAL DESCRIPTION IS31FL3190 is a 1-channel fun LED driver which has One Shot Programming mode and PWM Control mode for LED lighting effects. The maximum output current can be

More information

7 OUT1 8 OUT2 9 OUT3 10 OUT4 11 OUT5 12 OUT6 13 OUT7 14 OUT8 15 OUT9 16 OUT10 17 OUT11 18 OUT12 19 OUT13 20 OUT14 21 OUT15 22 OUT16 OUT17 23 OUT18

7 OUT1 8 OUT2 9 OUT3 10 OUT4 11 OUT5 12 OUT6 13 OUT7 14 OUT8 15 OUT9 16 OUT10 17 OUT11 18 OUT12 19 OUT13 20 OUT14 21 OUT15 22 OUT16 OUT17 23 OUT18 18 CHANNELS LED DRIVER June 2017 GENERAL DESCRIPTION IS31FL3218 is comprised of 18 constant current channels each with independent PWM control, designed for driving LEDs. The output current of each channel

More information

INTEGRATED CIRCUITS. PCA bit I 2 C LED dimmer. Product data Supersedes data of 2003 May Oct 01. Philips Semiconductors

INTEGRATED CIRCUITS. PCA bit I 2 C LED dimmer. Product data Supersedes data of 2003 May Oct 01. Philips Semiconductors INTEGRATED CIRCUITS Product data Supersedes data of 2003 May 02 2004 Oct 01 Philips Semiconductors DESCRIPTION The is a 16-bit I 2 C-bus and SMBus I/O expander optimized for dimming s in 256 discrete steps

More information

DS1065 EconOscillator/Divider

DS1065 EconOscillator/Divider wwwdalsemicom FEATURES 30 khz to 100 MHz output frequencies User-programmable on-chip dividers (from 1-513) User-programmable on-chip prescaler (1, 2, 4) No external components 05% initial tolerance 3%

More information

Description. Applications. ÎÎNetworking systems ÎÎEmbedded systems ÎÎOther systems

Description. Applications. ÎÎNetworking systems ÎÎEmbedded systems ÎÎOther systems Features ÎÎ3.3V ±10% supply voltage ÎÎ25MHz XTAL or reference clock input ÎÎFive PCIe 2.0 Compliant 100MHz selectable HCSL outputs with -0.5% spread default is spread off ÎÎTwo 25MHz LVCMOS output ÎÎIndustrial

More information

3V 10-Tap Silicon Delay Line DS1110L

3V 10-Tap Silicon Delay Line DS1110L XX-XXXX; Rev 1; 11/3 3V 1-Tap Silicon Delay Line General Description The 1-tap delay line is a 3V version of the DS111. It has 1 equally spaced taps providing delays from 1ns to ns. The series delay lines

More information

MK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET

MK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET DATASHEET MK3722 Description The MK3722 is a low cost, low jitter, high performance VCXO and PLL clock synthesizer designed to replace expensive discrete VCXOs and multipliers. The patented on-chip Voltage

More information

M41T81S. Serial access real-time clock (RTC) with alarms. Features

M41T81S. Serial access real-time clock (RTC) with alarms. Features Serial access real-time clock (RTC) with alarms Datasheet production data Features Counters for tenths/hundredths of seconds, seconds, minutes, hours, day, date, month, year, and century 32 KHz crystal

More information

DS Tap High Speed Silicon Delay Line

DS Tap High Speed Silicon Delay Line www.dalsemi.com FEATURES All-silicon timing circuit Five delayed clock phases per input Precise tap-to-tap nominal delay tolerances of ±0.75 and ±1 ns Input-to-tap 1 delay of 5 ns Nominal Delay tolerances

More information

Features VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND

Features VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND DATASHEET ICS58-0/0 Description The ICS58-0/0 are glitch free, Phase Locked Loop (PLL) based clock multiplexers (mux) with zero delay from input to output. They each have four low skew outputs which can

More information

Application Manual. Real Time Clock Module KR3225Y Series ( I 2 C )

Application Manual. Real Time Clock Module KR3225Y Series ( I 2 C ) Application Manual Real Time Clock Module Series ( I 2 C ) KYOCERA CORPORATION 1 Contents 1. Overview... 3 2. Block Diagram.. 3 3. Outline drawing... 4 4. Pin Functions. 4 5. Absolute Maximum Ratings 5

More information

DS1801 Dual Audio Taper Potentiometer

DS1801 Dual Audio Taper Potentiometer DS1801 Dual Audio Taper Potentiometer www.dalsemi.com FEATURES Ultra-low power consumption Operates from 3V or 5V supplies Two digitally controlled, 65-position potentiometers including mute Logarithmic

More information

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz PT7C4512 Features Description Zero ppm multiplication error This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz generate a high quality, high frequency clock outputs

More information

PCA General description. 2. Features. 4-bit I 2 C-bus LED driver with programmable blink rates

PCA General description. 2. Features. 4-bit I 2 C-bus LED driver with programmable blink rates Rev. 06 29 December 2008 Product data sheet 1. General description 2. Features The LED blinker blinks LEDs in I 2 C-bus and SMBus applications where it is necessary to limit bus traffic or free up the

More information

I2C Encoder. HW v1.2

I2C Encoder. HW v1.2 I2C Encoder HW v1.2 Revision History Revision Date Author(s) Description 1.0 22.11.17 Simone Initial version 1 Contents 1 Device Overview 3 1.1 Electrical characteristics..........................................

More information

DS1806 Digital Sextet Potentiometer

DS1806 Digital Sextet Potentiometer Digital Sextet Potentiometer www.dalsemi.com FEATURES Six digitally controlled 64-position potentiometers 3-wire serial port provides for reading and setting each potentiometer Devices can be cascaded

More information

ICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET

ICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET PRELIMINARY DATASHEET ICS1493-17 Description The ICS1493-17 is a low-power, low-jitter clock synthesizer designed to replace multiple crystals and oscillators in portable audio/video systems. The device

More information

Microprocessor Supervisory Circuit ADM1232

Microprocessor Supervisory Circuit ADM1232 Microprocessor Supervisory Circuit FEATURES Pin-compatible with MAX1232 and Dallas DS1232 Adjustable precision voltage monitor with 4.5 V and 4.75 V options Adjustable strobe monitor with 150 ms, 600 ms,

More information

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram. Features Near-Zero propagation delay 5-ohm switches connect inputs to outputs High Bandwidth Operation (>400 MHz) Permits Hot Insertion 5V I/O Tolerant Rail-to-Rail 3.3V or 2.5V Switching 2.5V Supply Voltage

More information

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01 DATASHEET ICS542 Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide

More information

DS1073 3V EconOscillator/Divider

DS1073 3V EconOscillator/Divider 3V EconOscillator/Divider wwwmaxim-iccom FEATURES Dual fixed-frequency outputs (30kHz to 100MHz) User-programmable on-chip dividers (from 1 to 513) User-programmable on-chip prescaler (1, 2, 4) No external

More information

PI6C :4 24MHz Clock Buffer. Description. Features. Applications. Block Diagram. Pin Configuration (16-Pin TSSOP) 16-pin (173 mil) TSSOP

PI6C :4 24MHz Clock Buffer. Description. Features. Applications. Block Diagram. Pin Configuration (16-Pin TSSOP) 16-pin (173 mil) TSSOP Features ÎÎSupport XTAL or Clock input at 24MHz ÎÎFour buffered outputs support V DDO operation ÎÎVery low phase jitter(rms) : < 1.5ps (max) ÎÎVery low additive jitter:

More information

DATASHEET HI2315. Features. Description. Ordering Information. Applications. Pinout HI2315 (MQFP) TOP VIEW

DATASHEET HI2315. Features. Description. Ordering Information. Applications. Pinout HI2315 (MQFP) TOP VIEW DATASHEET HI25 -Bit, 80 MSPS D/A onverter (Ultra-Low Glitch Version) FN4 Rev.1.00 Features Throughput Rate.......................... 80MHz Low Power.............................. 150mW Single Power Supply........................

More information

MCP79410/MCP79411/MCP79412

MCP79410/MCP79411/MCP79412 Battery-Backed I 2 Real-Time lock/alendar with EEPROM and Unique ID Device Selection Table Part Number MP79410 MP79411 MP79412 EUI-64 Timekeeping Features: Real-Time lock/alendar (RT): - Hours, Minutes,

More information

CAT Volt Digital Potentiometer (POT) with 128 Taps and I 2 C Interface

CAT Volt Digital Potentiometer (POT) with 128 Taps and I 2 C Interface 16 Volt Digital Potentiometer (POT) with 128 Taps and I 2 C Interface Description The CAT5132 is a high voltage digital POT with non-volatile wiper setting memory, operating like a mechanical potentiometer.

More information

CAT5140. Single Channel 256 Tap DPP with Integrated EEPROM and I 2 C Control

CAT5140. Single Channel 256 Tap DPP with Integrated EEPROM and I 2 C Control CAT54 Single Channel 256 Tap DPP with Integrated EEPROM and I 2 C Control The CAT54 is a single channel non-volatile 256 tap digitally programmable potentiometer (DPP ). This DPP is comprised of a series

More information

ICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET DATASHEET ICS502 Description The ICS502 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output and a reference from a lower frequency crystal or clock input. The

More information

PI90LV031A PI90LV027A PI90LV017A. 3V LVDS High-Speed Differential Line Drivers. Description. Features PI90LV027A PI90LV031A PI90LV017A

PI90LV031A PI90LV027A PI90LV017A. 3V LVDS High-Speed Differential Line Drivers. Description. Features PI90LV027A PI90LV031A PI90LV017A PI90LV03A PI90LV027A PI90LV07A 3V LVDS High-Speed Differential Line Drivers Features Signaling Rates >400Mbps (200 MHz) Single 3.3V Power Supply Design ±30mV Differential Swing Maximum Differential Skew

More information

M41T81. Serial access real-time clock with alarm. Description. Features

M41T81. Serial access real-time clock with alarm. Description. Features Serial access real-time clock with alarm Datasheet - production data Features 8 For all new designs use S Counters for tenths/hundredths of seconds, seconds, minutes, hours, day, date, month, year, and

More information

16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection 19-3059; Rev 5; 6/11 EVALUATION KIT AVAILABLE 16-Port I/O Expander with LED Intensity General Description The I 2 C-compatible serial interfaced peripheral provides microprocessors with 16 I/O ports. Each

More information

LOCO PLL CLOCK MULTIPLIER. Features

LOCO PLL CLOCK MULTIPLIER. Features DATASHEET ICS501A Description The ICS501A LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands

More information

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency

More information

PCF General description. 2. Features. 3. Applications. Real-time clock/calendar

PCF General description. 2. Features. 3. Applications. Real-time clock/calendar Rev. 06 21 February 2008 Product data sheet 1. General description 2. Features 3. Applications The is a CMOS real-time clock/calendar optimized for low power consumption. A programmable clock output, interrupt

More information

DS1021 Programmable 8-Bit Silicon Delay Line

DS1021 Programmable 8-Bit Silicon Delay Line www.dalsemi.com FEATURES All-silicon time delay Models with 0.25 ns and 0.5 ns steps Programmable using 3-wire serial port or 8- bit parallel port Leading and trailing edge accuracy Economical Auto-insertable,

More information

ICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET DATASHEET ICS511 Description The ICS511 LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands

More information

CLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1

CLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1 19-2575; Rev 0; 10/02 One-to-Four LVCMOS-to-LVPECL General Description The low-skew, low-jitter, clock and data driver distributes one of two single-ended LVCMOS inputs to four differential LVPECL outputs.

More information

ICS7151A-50 SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS7151A-50 SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET DATASHEET ICS7151A-50 Description The ICS7151A-50 is a clock generator for EMI (Electromagnetic Interference) reduction. Spectral peaks are attenuated by modulating the system clock frequency. Down or

More information

Spread-Spectrum Crystal Multiplier

Spread-Spectrum Crystal Multiplier General Description The MAX31180 is a low-jitter, crystal-based clock generator with an integrated phase-locked loop (PLL) to generate spread-spectrum clock outputs from 16MHz to 134MHz. The device is

More information

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description Features Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of - 50 MHz Output clock frequencies up to 200 MHz Peak to Peak Jitter less than 200ps over 200ns interval

More information

LOW SKEW 1 TO 4 CLOCK BUFFER. Features

LOW SKEW 1 TO 4 CLOCK BUFFER. Features DATASHEET ICS651 Description The ICS651 is a low skew, single input to four output, clock buffer. Part of IDT s ClockBlocks TM family, this is a low skew, small clock buffer. IDT makes many non-pll and

More information

PATENTED. PAT No. : HT1622/HT1622G RAM Mapping 32 8 LCD Controller for I/O MCU. Features. General Description.

PATENTED. PAT No. : HT1622/HT1622G RAM Mapping 32 8 LCD Controller for I/O MCU. Features. General Description. RAM Mapping 328 LCD Controller for I/O MCU PATENTED PAT No. : 099352 Features Operating voltage: 2.7V~5.2V Built-in RC oscillator 1/4 bias, 1/8 duty, frame frequency is 64Hz Max. 328 patterns, 8 commons,

More information

M-S Quad Driver X12.017

M-S Quad Driver X12.017 X.07.0.SP.E M-S Quad river X.07 M-S Quad river X.07 Features Typical Operating onfiguration - generates microsteps - glitch filters on all inputs - =.5 to 5.5V - low EMI emission System µ-processor escription

More information

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch PI5C3384 PI5C3384C 0-Bit, 2-Port Bus Switch Features: Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON Ultra-low quiescent power (0.2μA typical)

More information

PCF General description. 2. Features and benefits. Accurate RTC with integrated quartz crystal for industrial applications

PCF General description. 2. Features and benefits. Accurate RTC with integrated quartz crystal for industrial applications Accurate RTC with integrated quartz crystal for industrial applications Rev. 7 19 December 2014 Product data sheet 1. General description The is a CMOS 1 Real Time Clock (RTC) and calendar with an integrated

More information

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET DATASHEET MK1413 Description The MK1413 is the ideal way to generate clocks for MPEG audio devices in computers. The device uses IDT s proprietary mixture of analog and digital Phase-Locked Loop (PLL)

More information

IZ602 LCD DRIVER Main features: Table 1 Pad description Pad No Pad Name Function

IZ602 LCD DRIVER Main features: Table 1 Pad description Pad No Pad Name Function LCD DRIVER The IZ602 is universal LCD controller designed to drive LCD with image element up to 128 (32x4). Instruction set makes IZ602 universal and suitable for applications with different types of displays.

More information

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET DATASHEET ICS722 Description The ICS722 is a low cost, low-jitter, high-performance 3.3 volt designed to replace expensive discrete s modules. The on-chip Voltage Controlled Crystal Oscillator accepts

More information

IS31FL3731 AUDIO MODULATED MATRIX LED DRIVER. May 2013

IS31FL3731 AUDIO MODULATED MATRIX LED DRIVER. May 2013 AUDIO MODULATED MATRIX LED DRIVER May 2013 GENERAL DESCRIPTION The IS31FL3731 is a compact LED driver for 144 single LEDs. The device can be programmed via an I2C compatible interface. The IS31FL3731 offers

More information

O FF G ATE C LK PT8A324 4/5/6/7. 1 NTC1 NTC1 I I NTC voltage input, NTC open detection input.

O FF G ATE C LK PT8A324 4/5/6/7. 1 NTC1 NTC1 I I NTC voltage input, NTC open detection input. Features Description Dual Voltage (120V/240V) operations Auto temperature control with NTC NTC open protection Multi mode LED indicator Direct drive SCR Auto Heating off after heating timer timeout Low

More information

MCP3426/7/8. 16-Bit, Multi-Channel ΔΣ Analog-to-Digital Converter with I 2 C Interface and On-Board Reference. Features.

MCP3426/7/8. 16-Bit, Multi-Channel ΔΣ Analog-to-Digital Converter with I 2 C Interface and On-Board Reference. Features. 16-Bit, Multi-Channel ΔΣ Analog-to-Digital Converter with I 2 C Interface and On-Board Reference Features 16-bit ΔΣ ADC with Differential Inputs: - 2 channels: MCP3426 and MCP3427-4 channels: MCP3428 Differential

More information

DATASHEET ISL Features. Pinouts. Applications. Low Cost and Low Power I 2 C RTC Real Time Clock/Calendar with Alarm Function and Dual IRQ Pins

DATASHEET ISL Features. Pinouts. Applications. Low Cost and Low Power I 2 C RTC Real Time Clock/Calendar with Alarm Function and Dual IRQ Pins DTSHEET ISL12057 Low ost and Low Power I 2 RT Real Time lock/alendar with larm Function and Dual IRQ Pins FN6755 Rev 200 The ISL12057 device is a low-power, real-time clock that is pin compatible and functionally

More information

DS1270W 3.3V 16Mb Nonvolatile SRAM

DS1270W 3.3V 16Mb Nonvolatile SRAM 19-5614; Rev 11/10 www.maxim-ic.com 3.3V 16Mb Nonvolatile SRAM FEATURES Five years minimum data retention in the absence of external power Data is automatically protected during power loss Unlimited write

More information

PI3USB10LP-A. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Description. Features.

PI3USB10LP-A. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Description. Features. Features USB 2.0 compliant (high speed and full speed) R ON is 5.5Ω typical @ V CC = 3.0V Low bit-to-bit skew Low Crosstalk: 40dB @ 500 Mbps Off Isolation: 35dB @ 500 Mbps Near-Zero propagation delay:

More information

Description O FF G ATE C LK PT8A323 4/5/6/7. 1 NTC1 NTC1 I I NTC voltage input, NTC open detection input.

Description O FF G ATE C LK PT8A323 4/5/6/7. 1 NTC1 NTC1 I I NTC voltage input, NTC open detection input. Features Description Dual Voltage (120V/240V) operations Auto temperature control with NTC NTC open protection Multi mode LED indicator Direct drive SCR Auto Heating off after heating timer timeout Low

More information

PCF General description. 2. Features and benefits. 3. Applications. Real-time clock and calendar

PCF General description. 2. Features and benefits. 3. Applications. Real-time clock and calendar Rev. 2 28 July 2010 Product data sheet 1. General description The is a CMOS 1 Real-Time Clock (RTC) and calendar optimized for low power consumption. A programmable clock output, interrupt output, and

More information

NJU6063. RGB LED Controller Driver with PWM Control FEATURES BLOCK DIAGRAM NJU6063V - 1 -

NJU6063. RGB LED Controller Driver with PWM Control FEATURES BLOCK DIAGRAM NJU6063V - 1 - RGB LED Controller Driver with PWM Control GENERAL DESCRIPTION The NJU6063 is RGB LED controller driver with PWM control. It contains PWM controller, LED drivers, I 2 C interface and constant current driver

More information

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator Features ÎÎZero ppm multiplication error ÎÎInput crystal frequency range: 5-30MHz ÎÎInput clock frequency range: 2-50MHz ÎÎOutput clock frequencies up to 200MHz ÎÎPeriod jitter 150ps ÎÎ9 selectable frequencies

More information

±80V Fault-Protected, 2Mbps, Low Supply Current CAN Transceiver

±80V Fault-Protected, 2Mbps, Low Supply Current CAN Transceiver General Description The MAX3053 interfaces between the control area network (CAN) protocol controller and the physical wires of the bus lines in a CAN. It is primarily intended for industrial systems requiring

More information

PCK MHz I 2 C differential 1:10 clock driver INTEGRATED CIRCUITS

PCK MHz I 2 C differential 1:10 clock driver INTEGRATED CIRCUITS INTEGRATED CIRCUITS 70 190 MHz I 2 C differential 1:10 clock driver Product data Supersedes data of 2001 May 09 File under Integrated Circuits, ICL03 2001 Jun 12 FEATURES Optimized for clock distribution

More information

16-Channel Constant Current LED Driver

16-Channel Constant Current LED Driver 16-Channel Constant Current LED Driver FEATURES 16 Constant current-sink channels Serial interface up to 25MHz clock frequency 3V to 5.5V logic supply LED current range from 2mA to 100mA LED current set

More information

PI3V312. Low On-Resistance, 3.3V High-Bandwidth 4-Port, 2:1 Mux/DeMux VideoSwitch. Features. Description. Block Diagram. Pin Configuration S 1 Y A 4

PI3V312. Low On-Resistance, 3.3V High-Bandwidth 4-Port, 2:1 Mux/DeMux VideoSwitch. Features. Description. Block Diagram. Pin Configuration S 1 Y A 4 Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High signal passing bandwidth (500MHz) Beyond Rail-to-Rail switching 5V I/O tolerant with 3.3V supply 1.8V, 2.5V and 3.3V supply

More information

Description. Applications

Description. Applications High Performance HCSL Fanout Buffer Features ÎÎ2 HCSL outputs ÎÎUp to 250MHz output frequency ÎÎUltra low additive phase jitter: < 0.1 ps (typ) ÎÎTwo selectable inputs ÎÎLow delay from input to output

More information

NCT5917W. Nuvoton. Level translating. I2C-bus/SMBus Repeater

NCT5917W. Nuvoton. Level translating. I2C-bus/SMBus Repeater Nuvoton Level translating I2C-bus/SMBus Repeater Date: Oct./08/2012 Revision: 1.0 Datasheet Revision History PAGES DATES VERSION MAIN CONTENTS 1 2012/01/17 0.1 Draft version. 2 2012/05/15 0.5 Preliminary

More information

ADS9850 Signal Generator Module

ADS9850 Signal Generator Module 1. Introduction ADS9850 Signal Generator Module This module described here is based on ADS9850, a CMOS, 125MHz, and Complete DDS Synthesizer. The AD9850 is a highly integrated device that uses advanced

More information

INL PLOT REFIN DAC AMPLIFIER DAC REGISTER INPUT CONTROL LOGIC, REGISTERS AND LATCHES

INL PLOT REFIN DAC AMPLIFIER DAC REGISTER INPUT CONTROL LOGIC, REGISTERS AND LATCHES ICm ictm IC MICROSYSTEMS FEATURES 12-Bit 1.2v Low Power Single DAC With Serial Interface and Voltage Output DNL PLOT 12-Bit 1.2v Single DAC in 8 Lead TSSOP Package Ultra-Low Power Consumption Guaranteed

More information

3.3 VOLT COMMUNICATIONS CLOCK PLL MK Description. Features. Block Diagram DATASHEET

3.3 VOLT COMMUNICATIONS CLOCK PLL MK Description. Features. Block Diagram DATASHEET DATASHEET 3.3 VOLT COMMUNICATIONS CLOCK PLL MK2049-45 Description The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation. The first PLL is VCXO

More information

PRODUCT OVERVIEW OVERVIEW OTP

PRODUCT OVERVIEW OVERVIEW OTP PRODUCT OVERVIEW 1 PRODUCT OVERVIEW OVERVIEW The S3C7324 single-chip CMOS microcontroller has been designed for high performance using Samsung's newest 4-bit CPU core, SAM47 (Samsung Arrangeable Microcontrollers).

More information

ICS Frequency Generator & Integrated Buffers for PENTIUM/Pro TM. Integrated Circuit Systems, Inc. General Description.

ICS Frequency Generator & Integrated Buffers for PENTIUM/Pro TM. Integrated Circuit Systems, Inc. General Description. Integrated Circuit Systems, Inc. ICS9248-39 Frequency Generator & Integrated Buffers for PENTIUM/Pro TM General Description The ICS9248-39 generates all clocks required for high speed RISC or CISC microprocessor

More information

LC75847T/D. 1/3, 1/4-Duty General-Purpose LCD Driver

LC75847T/D. 1/3, 1/4-Duty General-Purpose LCD Driver /3, /4-Duty General-Purpose LCD Driver Overview The LC75847T is /3 duty and /4 duty general-purpose LCD driver that can be used for frequency display in electronic tuners under the control of a microcontroller.

More information