RAM Mapping 72*4 / 68*8 / 60*16 LCD Driver Controller HT16C24/HT16C24G

Transcription

1 RAM Mapping 72*4 / 68*8 / 60*16 LCD Driver Controller HT16C24/HT16C24G Revision: 1.00 Date: March 23, 2011

2 Table of Contents Features... 4 Applications... 4 General Description... 4 Block Diagram... 5 Pin Assignment... 6 Pad assignment for COB... 7 Pad Coordinates for COB... 8 Pad Assignment for COG... 9 Pad Dimensions for COG... 9 Alignment mark Dimensions for COG Pad Coordinates for COG Alignment mark Coordinates for COG Pin Description Approximate Internal Connections Absolute Maximum Ratings D.C. Characteristics A.C. Characteristics A.C. Characteristics I 2 C Interface Timing Diagrams I 2 C timing...16 Power On Reset timing...16 Functional Description Power-On Reset...17 Display Memory RAM Structure...17 System Oscillator...18 LCD Bias Generator...19 LCD Drive Mode Waveforms...19 Segment Driver Outputs...22 Column Driver Outputs...22 Address Pointer...22 Blinker Function...22 Frame Frequency...22 Internal Voltage Adjustment...23 I 2 C Serial Interface...24 Write Operation...26 Display RAM Read Operation...27 Command Summary Display Data Input Command...28 Drive Mode Command...28 Rev March 23, 2011

3 System Mode Command...29 Frame Frequency Command...29 Blinking Frequency Command...30 Internal Voltage Adjustment (IVA) Setting Command...31 Operation flow chart Initialization...32 Display data read/write (address setting)...33 Segment / shared pin and internal voltage adjustment setting...34 Application Circuits Set as Segment pin...35 Set as pin...37 Package Information pin LQFP (10mmx10mm) Outline Dimensions...41 Rev March 23, 2011

4 Features Applications Operating voltage:2.4 ~ 5.5V Internal 32kHz RC oscillator Bias: 1/3, 1/4 or 1/5; Duty:1/4, 1/8 or 1/16 Internal LCD bias generation with voltage-follower buffers I 2 C-bus interface Two Selectable LCD frame frequencies: 80Hz or 160Hz Up to 60 x 16 bits RAM for display data storage Display patterns: 72 x 4 patterns: 72 segments and 4 commons 68 x 8 patterns: 68 segments and 8 commons 60 x 16 patterns: 60 segments and 16 commons Versatile blinking modes R/W address auto increment Internal 16-step voltage adjustment to adjust LCD operating voltage Low power consumption Provides pin to adjust LCD operating voltage Manufactured in silicon gate CMOS process Package type: 80LQFP, Chip and COG. Electronic meter Water meter Gas meter Heat energy meter Household appliance Games Telephone Consumer electronics General Description The HT16C24/HT16C24G device is a memory mapping and multi-function LCD controller driver. The Display segments of the device may be 288 patterns (72 segments and 4 commons), 544 patterns (68 segments and 8 commons) or 960 patterns (60 segments and 16 commons). The software configuration feature of the HT16C24/HT16C24G device makes it suitable for multiple LCD applications including LCD modules and display subsystems. The HT16C24/HT16C24G device communicates with most microprocessors / microcontrollers via a two-line bidirectional I 2 C- bus. Rev March 23, 2011

5 Block Diagram Power_on reset SDA SCL I2C Controller 8 Internal RC Oscillator Display RAM 60*16bits Timing generator Column /Segment driver output COM0 COM3 COM4/SEG0 COM15/SEG11 Internal voltage adjustment - OP4 + SEG12 R - OP3 + R - OP2 + Segment driver output R - OP1 + LCD Voltage Selector SEG71 R - OP0 + R LCD bias generator Rev March 23, 2011

6 Pin Assignment SEG52 SEG53 SEG54 SEG55 SEG56 SEG57 SEG58 SEG59 SEG60 SEG61 SEG62 SEG63 SEG64 SEG65 SEG66 SEG67 SEG68 SEG69 SEG70 /SEG71 SDA SCL COM0 COM1 COM2 COM3 COM4/SEG0 COM5/SEG1 COM6/SEG2 COM7/SEG3 COM8/SEG4 COM9/SEG5 COM10/SEG6 COM11/SEG7 COM12/SEG8 COM13/SEG9 COM14/SEG10 COM15/SEG HT16C LQFP-A SEG51 SEG50 SEG49 SEG48 SEG47 SEG46 SEG45 SEG44 SEG43 SEG42 SEG41 SEG40 SEG39 SEG38 SEG37 SEG36 SEG35 SEG34 SEG33 SEG32 SEG12 SEG13 SEG14 SEG15 SEG16 SEG17 SEG18 SEG19 SEG20 SEG21 SEG22 SEG23 SEG24 SEG25 SEG26 SEG27 SEG28 SEG29 SEG30 SEG31 Rev March 23, 2011

7 Pad assignment for COB SEG54 SEG55 SEG56 SEG57 SEG58 SEG59 SEG60 SEG61 SEG62 SEG63 SEG64 SEG65 SEG66 SEG67 SEG68 SEG69 SEG70 SEG71 VCCA SDA SCL COM0 COM1 COM2 COM3 COM4/SEG0 COM5/SEG1 COM6/SEG2 COM7/SEG3 COM8/SEG4 COM9/SEG NC 9 NC 11 NC 13 NC 16 NC 18 NC 21 NC (0, 0) SEG53 SEG52 SEG51 SEG50 SEG49 SEG48 SEG47 SEG46 SEG45 SEG44 SEG43 SEG42 SEG41 COM10/SEG SEG40 COM11/SEG SEG39 COM12/SEG SEG38 COM13/SEG SEG37 COM14/SEG SEG36 COM15/SEG SEG35 SEG SEG34 SEG SEG33 SEG SEG32 SEG SEG31 SEG30 SEG29 SEG28 SEG27 SEG26 SEG25 SEG24 SEG23 SEG22 SEG21 SEG20 SEG19 SEG18 SEG17 SEG16 Chip size: 2044 x 2438μm 2 The IC substrate should be connected to in PCB layout The VCCA2 (PAD89) and (PAD1) should be bonded together Note: Internal Voltage Adjustment (IVA) Setting command Segment71 DE bit VE bit (PAD88) (PAD89) 0 0 Input Null 1 Output Null 1 0 Null Output 1 Null Output Rev March 23, 2011

8 Pad Coordinates for COB Unit: μm No Name X Y No Name X Y SEG SDA SEG SCL SEG SEG COM SEG N.C SEG COM SEG COM SEG N.C SEG COM SEG N.C SEG COM4/SEG SEG N.C SEG COM5/SEG SEG COM6/SEG SEG N.C SEG COM7/SEG SEG N.C SEG COM8/SEG SEG COM9/SEG SEG N.C SEG COM10/SEG SEG COM11/SEG SEG COM12/SEG SEG COM13/SEG SEG COM14/SEG SEG COM15/SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG VCCA SEG Rev March 23, 2011

9 Pad Assignment for COG ALIGN_A ALIGN_B Y X Note: The VCCA2 pin should be connected to in the PCB layout artwork. Pad Dimensions for COG Size Item Number X Y Unit Chip size μm Chip thickness μm Pad pitch 1.3~15, 46~58, 60~ μm 16~45 87 μm Output pad 5~13, 48~ μm 62~ μm Bump size Input pad 16~ μm 3, 4, 14, 15, 46, 47, 56, 57, μm Dummy pad 1, 121, 60, μm 22~ μm Bump height All pad 18±3 μm Rev March 23, 2011

10 Alignment mark Dimensions for COG Item Number Size Unit (-1906, 362.5) 10um 10um ALIGN_A 2 μm 10um 10um 20um 40um (1886, 362.5) 10um 10um 20um ALIGN_B 59 μm 10um 10um 20um 20um 20um Rev March 23, 2011

11 Pad Coordinates for COG Unit: μm No Name X Y No Name X Y 1 DUMMY COM10/SEG DUMMY COM11/SEG DUMMY COM12/SEG SEG COM13/SEG SEG COM14/SEG SEG COM15/SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG DUMMY SEG DUMMY SEG SDA SEG SCL SEG SEG SEG SEG VCCA SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG COM SEG Rev March 23, 2011

12 No Name X Y No Name X Y 49 COM SEG COM SEG COM SEG COM4/SEG SEG COM5/SEG SEG COM6/SEG SEG COM7/SEG SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG DUMMY SEG COM8/SEG DUMMY COM9/SEG Alignment mark Coordinates for COG No Name X Y No Name X Y 2 ALIGN_A ALIGN_B Pin Description Pin Name Type Description SDA I/O Serial Data Input/Output for I 2 C interface SCL I Serial Clock Input for I 2 C interface Positive power supply. Negative power supply, ground. COM0~COM3 O LCD Common outputs. COM4/SEG0 ~COM15/SEG11 O SEG12~SEG71 O LCD Segment outputs. One external resistor is connected between the pin and the pin to determine the bias voltage for the package with a pin. Internal voltage adjustment function is disabled. Internal voltage adjustment function can be used to adjust the voltage. If the pin is used as a voltage output detection pin, an external power supply should not be applied to the pin. An external MCU can detect the voltage of the pin and program the internal voltage adjustment for the packages with a pin. LCD Common/Segment multiplexed driver outputs Rev March 23, 2011

13 Approximate Internal Connections SCL, SDA (for schmit Trigger type) COM0~COM15; SEG0~SEG71 Vselect-on Vselect-off Absolute Maximum Ratings Supply Voltage V to +6.5V Input Voltage V to +0.3V Storage Temperature C to 150 C Operating Temperature C to 85 C Note: These are stress ratings only. Stresses exceeding the range specified under Absolute Maximum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability. Rev March 23, 2011

14 D.C. Characteristics Symbol Parameter = 0V; =2.4 to 5.5V; Ta = -40 to +85 C Test Condition Condition Min. Typ. Max. Unit Operating Voltage V Operating Voltage V IDD IDD1 Operating Current Operating Current 3V No load, =, 1/3bias, μa flcd=80hz, LCD display on, Internal system oscillator on, 5V DA0~DA3 are set to "0000" μa 3V No load, =, 1/3bias 2 5 μa flcd=80hz, LCD display off, Internal system oscillator on, 5V DA0~DA3 are set to μa ISTB 3V No load, =, 1 μa Standby Current LCD display off, 5V Internal system oscillator off, 2 μa VIH Input high Voltage SDA,SCL 0.7 V VIL Input low Voltage SDA, SCL V IIL Input leakage current VIN = or -1 1 μa IOL IOL1 IOH1 IOL2 IOH2 Low level output current 3V 3 ma VOL=0.4V for SDA 5V 6 ma LCD COM Sink Current 3V =3V, VOL=0.3V μa 5V =5V, VOL=0.5V μa LCD COM Source Current 3V =3V, VOH=2.7V μa 5V =5V, VOH=4.5V μa LCD SEG Sink Current 3V =3V, VOL=0.3V μa 5V =5V, VOL=0.5V μa LCD SEG Source Current 3V =3V, VOH=2.7V μa 5V =5V, VOH=4.5V μa Rev March 23, 2011

15 A.C. Characteristics Symbol Note: Parameter Test Condition Condition = 0V; = 2.4 to 5.5V; Ta= -40 to +85 C Min. Typ. Max. Unit flcd1 LCD Frame Frequency 4V 1/4 duty, Ta =25 C Hz flcd2 LCD Frame Frequency 4V 1/4 duty, Ta =25 C Hz flcd3 LCD Frame Frequency 4V 1/4 duty,ta=-40 to +85 C Hz flcd4 LCD Frame Frequency 4V 1/4 duty, Ta=-40 to +85 C Hz toff OFF Times drop down to 0V 20 ms tsr Slew Rate 0.05 V/ms If the conditions of Power on Reset timing are not satisfied during the power ON/OFF sequence, the internal Power on Reset (POR) circuit will not operate normally. If the voltage drops below the minimum voltage of operating voltage spec. during operating, the Power on Reset timing conditions must also be satisfied. That is, the voltage must drop to 0V and remain at 0V for 20ms (min.) before rising to the normal operating voltage. A.C. Characteristics I 2 C Interface Symbol Parameter Condition =2.4V to 5.5V =3.0V to 5.5V Min. Max. Min. Max. Unit fscl Clock frequency KHZ tbuf thd: STA bus free time Start condition hold time Time in which the bus must be free before a new transmission can start After this period, the first clock pulse is generated μs μs tlow SCL Low time μs thigh SCL High time μs tsu: STA Start condition setup time Only relevant for repeated START condition μs thd: DAT Data hold time 0 0 ns tsu: DAT Data setup time ns tr SDA and SCL rise time Note μs tf SDA and SCL fall time Note μs tsu: STO Stop condition set-up time μs taa Output Valid from Clock μs tsp Input Filter Time Constant (SDA and SCL Pins) Noise suppression time ns Note: These parameters are periodically sampled but not 100% tested. Rev March 23, 2011

16 Timing Diagrams I 2 C timing SDA tf tsu:dat tbuf tlow tr thd:sta tsp SCL S thd:sda thd:dat taa thigh tsu:sta Sr tsu:sto P S SDA OUT Power On Reset timing Rev March 23, 2011

17 Functional Description Power-On Reset When the power is applied, the device is initialized by an internal power-on reset circuit. The status of the internal circuits after initialization is as follows: All common outputs are set to. All segment outputs are set to. The drive mode 1/4 duty output and 1/3 bias is selected. The System Oscillator and the LCD bias generator are off state. LCD Display is off state. Internal voltage adjustment function is enabled. The Segment / shared pin is set as the Segment pin. Detection switch for the pin is disabled. Frame Frequency is set to 80Hz. Blinking function is switched off Data transfers on the I 2 C-bus should be avoided for 1 ms following power-on to allow completion of the reset action. Display Memory RAM Structure The display RAM is static 60 x 16 bits RAM which stores the LCD data. Logic 1 in the RAM bit-map indicates the on state of the corresponding LCD segment; similarly, logic 0 indicates the off state. The contents of the RAM data are directly mapped to the LCD data. The first RAM column corresponds to the segments operated with respect to COM0. In multiplexed LCD applications the segment data from 2nd to 16th column of the display RAM are time-multiplexed from COM1 to COM15 respectively. The following is a mapping from the RAM data to the LCD pattern: Output COM3 COM2 COM1 COM0 Output COM3 COM2 COM1 COM0 address SEG1 SEG0 00H SEG3 SEG2 01H SEG5 SEG4 02H SEG7 SEG6 03H SEG9 SEG8 04H SEG11 SEG10 05H SEG71 SEG70 23H D7 D6 D5 D4 D3 D2 D1 D0 Data RAM mapping of 72x4 display mode Rev March 23, 2011

18 Output SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 COM7/ SEG3 COM6/ SEG2 COM5/ SEG1 COM4/ SEG0 COM3 COM2 COM1 COM0 address 00H 01H 02H 03H 04H 05H SEG71 D7 D6 D5 D4 D3 D2 D1 D0 Data RAM mapping of 68x8 display mode 43H Output COM15/SEG11 COM14/SEG10 COM13/SEG9 COM12/SEG8 COM11/SEG7 COM10/SEG6 COM9/SEG5 COM8/SEG4 Addr. COM7/SEG3 COM6/SEG2 COM5/SEG1 COM4/SEG0 COM3 COM2 COM1 COM0 Addr. SEG12 01H 00H SEG13 03H 02H SEG14 05H 04H SEG15 07H 06H SEG16 09H 08H SEG17 0BH 0AH SEG71 77H 76H D7 D6 D5 D4 D3 D2 D1 D0 Data D7 D6 D5 D4 D3 D2 D1 D0 Data RAM mapping of 60x16 display mode MSB LSB D7 D6 D5 D4 D3 D2 D1 D0 Display data transfer format for I 2 C bus System Oscillator The timing for the internal logic and the LCD drive signals are generated by an internal oscillator. The System Clock frequency (fsys) determines the LCD frame frequency. During initial system power on the System Oscillator will be in the stop state. Rev March 23, 2011

19 LCD Bias Generator The full-scale LCD voltage (VOP) is obtained from ( ). The LCD voltage may be temperature compensated externally through the Voltage supply to the pin. Fractional LCD biasing voltages, known as 1/3, 1/4 or 1/5 bias voltage, are obtained from an internal voltage divider of five serial resistors connected between and. The specific resistor can be switched out of circuits to provide a 1/3, 1/4 or 1/5 bias voltage level configuration. LCD Drive Mode Waveforms When the LCD drive mode is selected as 1/4 duty and 1/3 bias, the waveform and LCD display is shown as follows: COM0 COM0 COM1 COM1 - Vop/3 - Vop/3-2Vop/3-2Vop/3 - Vop/3 - Vop/3-2Vop/3-2Vop/3 tlcd State1 (on) State1 (on) State2 (off) State2 (off) LCD segment LCD segment COM2 COM2 - Vop/3 - Vop/3-2Vop/3-2Vop/3 COM3 COM3 - Vop/3 - Vop/3-2Vop/3-2Vop/3 SEG n SEG n - Vop/3 - Vop/3-2Vop/3-2Vop/3 SEG n+1 SEG n+1 - Vop/3 - Vop/3-2Vop/3-2Vop/3 SEG n+2 SEG n+2 - Vop/3 - Vop/3-2Vop/3-2Vop/3 - Vop/3 SEG n+3 - Vop/3 SEG n+3-2vop/3-2vop/3 Note: tlcd=1/flcd Waveforms for 1/4 duty drive mode with 1/3 bias (VOP=-) Rev March 23, 2011

20 When the LCD drive mode is selected as 1/8 duty and 1/4 bias, the waveform and LCD display is shown as follows: - Vop/4 - Vop/4 tlcd LCD segment LCD segment COM0 COM0 COM1 COM1-2Vop/4-2Vop/4-3Vop/4-3Vop/4 - Vop/4 - Vop/4-2Vop/4-2Vop/4 State1 (on) State1 (on) State2 (off) State2 (off) COM2 COM2 COM3 COM3 COM4 COM4 COM5 COM5 COM6 COM6 COM7 COM7-3Vop/4-3Vop/4 - Vop/4 - Vop/4-2Vop/4-2Vop/4-3Vop/4-3Vop/4 - Vop/4 - Vop/4-2Vop/4-2Vop/4-3Vop/4-3Vop/4 - Vop/4 - Vop/4-2Vop/4-2Vop/4-3Vop/4-3Vop/4 - Vop/4 - Vop/4-2Vop/4-2Vop/4-3Vop/4-3Vop/4 - Vop/4 - Vop/4-2Vop/4-2Vop/4-3Vop/4-3Vop/4 - Vop/4 - Vop/4-2Vop/4-2Vop/4-3Vop/4-3Vop/4 - Vop/4 - Vop/4 SEG n SEG n - 2Vop/4-2Vop/4 SEG n+1 SEG n+1 SEG n+2 SEG n+2 SEG n+3 SEG n+3-3vop/4-3vop/4 - Vop/4 - Vop/4-2Vop/4-2Vop/4-3Vop/4-3Vop/4 - Vop/4 - Vop/4-2Vop/4-2Vop/4-3Vop/4-3Vop/4 - Vop/4 - Vop/4-2Vop/4-2Vop/4-3Vop/4-3Vop/4 Waveforms for 1/8 duty drive mode with 1/4 bias (VOP=-) Note: tlcd=1/flcd Rev March 23, 2011

21 When the LCD drive mode is selected as 1/16 duty and 1/5 bias, the waveform and LCD display is shown as follows: COM0 COM0 COM1 COM1 COM2 COM2 COM3 COM3 COM4 COM4 COM5 COM5 COM6 COM6 COM7 COM7 COM8 COM8 COM9 COM9 COM10 COM10 COM11 COM11 COM12 COM12 COM13 COM13 COM14 COM14 COM15 COM15 SEG n SEG n SEG n+1 SEG n+1 SEG n+2 SEG n+2 SEG n+3 SEG n+3 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 - Vop/ Vop/5 Vop/ Vop/5 2Vop/ Vop/5 3Vop/5-4Vop/5 tlcd State1 (on) State1 (on) State2 (off) State2 (off) LCD segment LCD segment Waveforms for 1/16 duty drive mode with 1/5 bias (VOP=-) Note: tlcd=1/flcd Rev March 23, 2011

22 Segment Driver Outputs The LCD drive section includes up to 72 segment outputs which should be connected directly to the LCD panel. The segment output signals are generated in accordance with the multiplexed column signals and with the data resident in the display latch. The unused segment outputs should be left open-circuit. Column Driver Outputs The LCD drive section includes up to 16 column outputs which should be connected directly to the LCD panel. The column output signals are generated in accordance with the selected LCD drive mode. The unused column outputs should be left open-circuit. Address Pointer The addressing mechanism for the display RAM is implemented using the address pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the address pointer by the Address pointer command. Blinker Function The device contains versatile blinking capabilities. The whole display can be blinked at frequencies selected by the Blink command. The blinking frequency is a subdivided ratio of the system frequency. The ratio between the system oscillator and blinking frequencies depends on the blinking mode in which the device is operating, as shown in the following table: Blinking Mode Operating Mode Ratio Blinking Frequency (Hz) 0 0 Blink off 1 fsys / 16384Hz 2 2 fsys / 32768Hz 1 3 fsys / 65536Hz 0.5 Frame Frequency The HT16C24/HT16C24G device provides two frame frequencies selected with Mode set command known as 80Hz and 160Hz respectively. Rev March 23, 2011

23 Internal Voltage Adjustment The internal adjustment contains four resistors in series and a 4-bit programmable analog switch which can provide sixteen voltage adjustment options using the voltage adjustment command. The internal adjustment structure is shown in the diagram: pin Internal voltage adjustment 64R/45 32R/45 16R/45 8R/45 R R DA3 DA2 DA1 DA0 R R R LCD Bias generator The relationship between the programmable 4-bit analog switch and the output voltage is shown in the table: Bias DA3~DA0 1/3 1/4 1/5 Note 00H 1.000* 1.000* 1.000* Default value 01H 0.944* 0.957* 0.966* 02H 0.894* 0.918* 0.934* 03H 0.849* 0.882* 0.904* 04H 0.808* 0.849* 0.875* 05H 0.771* 0.818* 0.849* 06H 0.738* 0.789* 0.824* 07H 0.707* 0.763* 0.801* 08H 0.678* 0.738* 0.779* 09H 0.652* 0.714* 0.758* 0AH 0.628* 0.692* 0.738* 0BH 0.605* 0.672* 0.719* 0CH 0.584* 0.652* 0.701* 0DH 0.565* 0.634* 0.684* 0EH 0.547* 0.616* 0.668* 0FH 0.529* 0.600* 0.652* Rev March 23, 2011

24 I 2 C Serial Interface Data validity The device supports I 2 C serial interface. The I 2 C bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line, SDA, and a serial clock line, SCL. Both lines are connected to the positive supply via pull-up resistors with a typical value of 4.7KΩ. When the bus is free, both lines are high. Devices connected to the bus must have open-drain or open-collector outputs to implement a wired-or function. Data transfer is initiated only when the bus is not busy. The data on the SDA line must be stable during the high period of the serial clock. The high or low state of the data line can only change when the clock signal on the SCL line is Low as shown in the diagram. SDA SCL Data line stable, Data valid Chang of data allowed START and STOP conditions A high to low transition on the SDA line while SCL is high defines a START condition. A low to high transition on the SDA line while SCL is high defines a STOP condition. START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition. The bus stays busy if a repeated START (Sr) is generated instead of a STOP condition. In some respects, the START(S) and repeated START (Sr) conditions are functionally identical. SDA SDA SCL S START condition P STOP condition SCL Rev March 23, 2011

25 Byte format Every byte put on the SDA line must be 8-bit long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit, MSB, first. SDA SCL S or Sr ACK ACK P Sr P or Sr Acknowledge Each bytes of eight bits is followed by one acknowledge bit. The acknowledge bit is a low level placed on the bus by the receiver. The master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge bit, ACK, after the reception of each byte. The device that acknowledges must pull down the SDA line during the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse. A master receiver must signal an end of data to the slave by generating a not-acknowledge, NACK, bit on the last byte that has been clocked out of the slave. In this case, the master receiver must leave the data line high during the 9 th pulse to not acknowledge. The master will generate a STOP or repeated START condition. Data Output by Transmitter Data Outptu by Receiver SCL From Master S START condition not acknowledge acknowledge clock pulse for acknowledgement Slave Addressing The slave address byte is the first byte received following the START condition form the master device. The first seven bits of the first byte make up the slave address. The eighth bit defines a read or write operation to be performed. When the R/W bit is 1, then a read operation is selected. A 0 selects a write operation. The HT16C24/HT16C24G address bits are When an address byte is sent, the device compares the first seven bits after the START condition. If they match, the device outputs an acknowledge signal on the SDA line. MSB Slave Address LSB R/W Rev March 23, 2011

26 Write Operation Byte Writes Operation Command Byte A Command Byte write operation requires a START condition, a slave address with an R/W bit, a command byte, a command setting byte and a STOP condition for a command byte write operation. Slave Address Command byte Command setting S BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0 BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0 P Write ACK 1 st ACK 2 nd ACK Command Byte Write Operation Display RAM Single Data Byte A display RAM data byte write operation requires a START condition, a slave address with an R/W bit, a command byte, a valid Register Address byte, a Data byte and a STOP condition. Slave Address Command byte Register Address byte Data byte S BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0 BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0 D7 D6 D5 D4 D3 D2 D1 D0 P Write ACK 1 st ACK 2 nd ACK ACK Display RAM Single Data Byte Write Operation Display RAM Page Write Operation After a START condition the slave address with the R/W bit is placed on the bus followed with a command byte and the specified display RAM Register Address of which the contents are written to the internal address pointer. The data to be written to the memory will be transmitted next and then the internal address pointer will be incremented by 1 to indicate the next memory address location after the reception of an acknowledge clock pulse. After the internal address point reaches the maximum memory address, which is 23H for 1/4 duty drive mode, 43H for 1/8 duty drive mode or 77H for 1/16 duty drive mode, the address pointer will be reset to 00H. Slave Address Command byte Register Address byte S BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0 BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0 Write ACK 1 st ACK 2 nd ACK Data byte Data byte Data byte D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 P 1 st data ACK 2 nd data ACK ACK N th data ACK N Bytes Display RAM Data Write Operation Rev March 23, 2011

27 Display RAM Read Operation In this mode, the master reads theht16c24/ht16c24g data after setting the slave address. Following the R/W bit (= 0 ) is an acknowledge bit, a command byte and the register address byte which is written to the internal address pointer. After the start address of the Read Operation has been configured, another START condition and the slave address transferred on the bus followed by the R/W bit (= 1 ). Then the MSB of the data which was addressed is transmitted first on the I 2 C bus. The address pointer is only incremented by 1 after the reception of an acknowledge clock. That means that if the device is configured to transmit the data at the address of AN+1, the master will read and acknowledge the transferred new data byte and the address pointer is incremented to AN+2. After the internal address pointer reaches the maximum memory address, which is 23H for 1/4 duty drive mode, 43H for 1/8 duty drive mode or 77H for 1/16 duty drive mode, the address pointer will be reset to 00H. This cycle of reading consecutive addresses will continue until the master sends a STOP condition. Slave Address Command byte Register Address byte S BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0 BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0 P Write ACK 1 st 2 nd ACK ACK Device Address Data byte Data byte Data byte S D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 P Read ACK 1 st data ACK 2 nd data ACK ACK N th data NACK Rev March 23, 2011

28 Command Summary Display Data Input Command This command sends data from MCU to memory MAP of the HT16C24/HT16C24G device. Function Byte (MSB) Bit7 Display Data Input/output Command Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 (LSB) Bit0 Note R/W Def 1 st W Address pointer 2 nd X A6 A5 A4 A3 A2 A1 A0 Display data start address of memory map Note: Power on status: the address is set to 00H If the programmed command is not defined, the function will not be affected. For 1/4 duty drive mode after reaching the memory location 23H, the pointer will reset to 00H. For 1/8 duty drive mode after reaching the memory location 43H, the pointer will reset to 00H. For 1/16 duty drive mode after reaching the memory location 77H, the pointer will reset to 00H. W 00H Drive Mode Command Function Byte (MSB) Bit7 Driver mode setting command Duty and Bias setting Note: Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 (LSB) Bit0 Note R/W Def 1 st W 2 nd X X X X Duty1 Bias1 Duty0 Bias0 Duty1 Duty0 Duty 0 0 1/4 duty 0 1 1/8 duty 1 X 1/16 duty Bias1 Bias0 Bias 0 0 1/3 bias 0 1 1/4 bias 1 X 1/5 bias Power on status: The drive mode 1/4 duty output and 1/3 bias is selected. If the programmed command is not defined, the function will not be affected. No matter what Duty bit is set, 1/8 duty drive mode is only available for 48 LQFP. W 00H Rev March 23, 2011

29 System Mode Command This command controls the internal system oscillator on/off and display on/off. Function Byte (MSB) Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 (LSB) Bit0 Note R/W Def System mode setting command 1 st W System oscillator and Display on/off Setting 2 nd X X X X X X S E W 00H Note: S Bit E DutyInternal System oscillator LCD Display 0 X off off 1 0 on off 1 1 on on Power on status: Display off and disable the internal system oscillator. If the programmed command is not defined, the function will not be affected. Frame Frequency Command This command selects the frame frequency. Function Byte (MSB) Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 (LSB) Bit0 Note R/W Def Frame frequency command 1 st W Frame frequency setting 2 nd X X X X X X X F W 00H Note: Bit F Frame Frequency 0 80Hz 1 160Hz Power on status: Frame frequency is set to 80Hz. If the programmed command is not defined, the function will not be affected. Rev March 23, 2011

30 Blinking Frequency Command This command defines the blinking frequency of the display modes. Function Byte (MSB) Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 (LSB) Bit0 Note R/W Def Blinking Frequency command 1 st W Blinking Frequency setting 2 nd X X X X X X BK1 BK0 W 00H Note: BK1 Bit BK0 Blinking Frequency 0 0 Blinking off 0 1 2Hz 1 0 1Hz Hz Power on status: Blinking function is switched off. If the programmed command is not defined, the function will not be affected. Rev March 23, 2011

31 Internal Voltage Adjustment (IVA) Setting Command Function Internal Voltage Adjustment (IVA) Setting Internal Voltage Adjust control Note: DE Bit The internal voltage () adjustment can provide sixteen kinds of regulator voltage adjustment options by setting the LCD operating voltage adjustment command. VE Byte (MSB) Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 (LSB) Bit0 Note R/W Def 1 st W 2 nd X X DE VE DA3 DA2 DA1 DA0 The Segment/ shared pin can be programmed via the DE bit. The VE bit is used to enable or disable the internal voltage adjustment for bias voltage. The DA3~DA0 bits can be used to adjust the output voltage. Segment / shared pin select Internal Voltage Adjustment 0 0 pin off The Segment/ pin is set as the pin. Disable the internal voltage adjustment function. One external resister must be connected between pin and pin to determine the bias voltage, and internal voltage follower (OP4) must be enabled by setting the DA3~DA0 bits as the value other than If the pin is connected to the pin, the internal voltage follower (OP4) must be disabled by setting the DA3~DA0 bits as pin on The Segment/ pin is set as the pin. Enable the internal voltage adjustment function. The pin is an output pin of which the voltage can be detected by the external MCU host. 1 0 Segment pin off The Segment/ pin is set as the Segment pin. Disable the internal voltage adjustment function. The bias voltage is supplied by the internal power. The internal voltage-follower (OP4) is disabled automatically and DA3~DA0 don t care. 1 1 Segment pin on The Segment/ pin is set as the Segment pin. Enable the internal voltage adjustment function. Power on status: Disable the internal voltage Adjustment and the Segment/ pin is set as the pin. When the DA0~DA3 bits are set to 0000, the internal voltage-follower (OP4) is disabled. When the DA0~DA3 bits are set to other values except 0000, the internal voltage follower (OP4) is enabled. If the programmed command is not defined, the function will not be affected. Note W 30H Rev March 23, 2011

32 Operation flow chart Initialization Access procedures are illustrated below by means of the flowcharts. Power On Internal LCD bias and duty setting Internal LCD frame frequency setting Segment / shared pin setting LCD blinking frequency setting Next processing Rev March 23, 2011

33 Display data read/write (address setting) Start Address setting Display RAM data write Display on and Internal system clock enabled Next processing Rev March 23, 2011

34 Segment / shared pin and internal voltage adjustment setting Start Set as Segment pin Segment / share pin setting Set as pin Internal voltage adjustment enable? yes The bias voltage is supplied by Programmable Internal voltage adjustment The external MCU can detect the voltage of pin yes Internal voltage adjustment enable? no no The bias voltage is supplied by internal power Next processing One external resistor must be connected between to pin and pin to determine the bias voltage Rev March 23, 2011

35 Application Circuits Set as Segment pin 1/4 duty 0.1uF 4.7KΩ 4.7KΩ COM0~COM3 COM0~COM3 SCL HOST HT16C24 LCD panel SDA SEG0~SEG71 SEG0~SEG71 1/8 duty 0.1uF 4.7KΩ 4.7KΩ COM0~COM7 COM0~COM7 SCL HOST HT16C24 LCD panel SDA SEG4~SEG71 SEG0~SEG67 Rev March 23, 2011

36 1/16 duty 0.1uF 4.7KΩ 4.7KΩ COM0~COM15 COM0~COM15 SCL HOST HT16C24 LCD panel SDA SEG12~SEG71 SEG0~SEG59 Note: 1. If the internal voltage adjustment function is disabled, the bias voltage is supplied by internal power. 2. If the internal voltage adjustment function is enabled, the bias voltage is supplied by the internal adjusted voltage selected by the DA3~DA0 bits. Rev March 23, 2011

37 Set as pin Disable internal voltage adjustment When the internal voltage adjustment function is disabled, an external resistor must be connected between the and pins to determine the supplied bias voltage. 1/4 duty 0.1uF VR 4.7KΩ 4.7KΩ COM0~COM3 COM0~COM3 SCL HOST HT16C24 LCD panel SDA SEG0~SEG70 SEG0~SEG70 1/8 duty 0.1uF VR 4.7KΩ 4.7KΩ COM0~COM7 COM0~COM7 SCL HOST HT16C24 LCD panel SDA SEG4~SEG70 SEG0~SEG66 Rev March 23, 2011

38 1/16 duty 0.1uF VR 4.7KΩ 4.7KΩ COM0~COM15 COM0~COM15 SCL HOST HT16C24 LCD panel SDA SEG12~SEG70 SEG0~SEG58 Rev March 23, 2011

39 Enable internal voltage adjustment When the internal voltage adjustment function is enabled and the Segment/ shared pin is set as pin, the bias voltage is supplied by the internal adjusted voltage, derived from the voltage, determined by the DA3~DA0 bits and the pin is used as an output pin of which the voltage is detected by the external MCU host. 1/4 duty 0.1uF 4.7KΩ 4.7KΩ COM0~COM3 COM0~COM3 SCL HOST HT16C24 LCD panel SDA SEG0~SEG70 SEG0~SEG70 1/8 duty 0.1uF 4.7KΩ 4.7KΩ COM0~COM7 COM0~COM7 SCL HOST HT16C24 LCD panel SDA SEG4~SEG70 SEG0~SEG66 Rev March 23, 2011

40 1/16 duty 0.1uF 4.7KΩ 4.7KΩ COM0~COM15 COM0~COM15 SCL HOST HT16C24 LCD panel SDA SEG12~SEG70 SEG0~SEG58 Rev March 23, 2011

41 Package Information 80-pin LQFP (10mmx10mm) Outline Dimensions + $, " 0 / 1 $ ". ) * - & = Symbol Dimensions in inch Min. Nom. Max. A B C D E F G H I J K α 0 7 Symbol Dimensions in mm Min. Nom. Max. A B C D E 0.40 F 0.16 G H 1.60 I 0.10 J K α 0 7 Rev March 23, 2011

42 Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: Fax: Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: Fax: Fax: (International sales hotline) Holtek Semiconductor Inc. (Shenzhen Sales Office) 5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China Tel: , Fax: Holtek Semiconductor (USA), Inc. (North America Sales Office) Fremont Blvd., Fremont, CA 94538, USA Tel: Fax: Copyright 2011 by HOLTEK SEMICONDUCTOR INC. The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at Rev March 23, 2011