ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

Size: px
Start display at page:

Download "ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010"

Transcription

1 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 010 Lecture 7: PLL Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University

2 Announcements Project Preliminary Report #1 due now Exam is still April 30 Reading Posted clocking papers Website additional links has PLL and jitter tutorials Majority of today s material from Fischette tutorial and M. Mansuri s PhD thesis (UCLA)

3 Agenda PLL noise transfer functions PLL circuits 3

4 Forward Clock I/O Circuits TX PLL TX Clock Distribution Replica TX Clock Driver Channel Forward Clock Amplifier RX Clock Distribution De-Skew Circuit DLL/PI Injection-Locked Oscillator 4

5 Embedded Clock I/O Circuits TX PLL TX Clock Distribution CDR Per-channel PLL-based Dual-loop w/ Global PLL & Local DLL/PI Local Phase-Rotator PLLs Global PLL requires RX clock distribution to individual channels 5

6 Input Noise Transfer Function [Mansuri] K o s Input Phase Noise: H n IN ( s) φ = φ out n IN = s K ( RCs + 1) N( ζω s + ω ) Loop = K Loop K Loop s + + N RCs + N n n n n ζω s + ω Voltage Noise on Input Clock Source: T n IN ( s) φ = v out n IN φ = φn out IN K s o = s s K + o K K Loop Loop N ( RCs + 1) K RCs + N Loop 6

7 VCO Noise Transfer Function [Mansuri] K VCO is different if the input is at the V cntrl input (K VCO ) or supply (K Vdd ) VCO Phase Noise: H n VCO φ φ out ( s) = = = n VCO s K + N Loop s RCs + K Loop N s + s ζωns + ωn Voltage Noise on VCO Inputs: T n VCO ( s) = φ v n out VCO φ = φn out VCO K s VCO = s + K N K Loop VCO s RCs + K Loop N 7

8 Clock Buffer Noise Transfer Function [Mansuri] K delay units = (s/v) Output Phase Noise: T n buf ( s) φ = v out n buf out buf H Voltage Noise on Buffer Inputs: φ = φn n buf Kdelayω s + 1 ωbuf VCO φ φ out ( s) = = = n buf Kdelayω = s + 1 ωbuf s VCO s K + N Loop K + N Loop s RCs + K s K RCs + N Loop N Loop s s + K K + N s ζω + ω ns n delay Loop ω VCO s K RCs + N Loop 8

9 Noise Transfer Functions Input phase noise (N=1) (low-pass) VCO input voltage noise (band-pass) Buffer phase or voltage noise (high-pass) [Mansuri] 9

10 Charge-Pump PLL Circuits Phase Detector Charge-Pump Loop Filter VCO Divider 10

11 Phase Detector Detects phase difference between feedback clock and reference clock The loop filter will filter the phase detector output, thus to characterize phase detector gain, extract average output voltage (or current for charge-pump PLLs) Can be analog or digital 11

12 Analog Multiplier Phase Detector A cosω t cos[ ( ω1 + ω ) t + φ] + [( ω1 ω ) t φ] cos cos ( ω + φ) A t αa A α is mixer gain αa A If ω 1 =ω and filtering out high-frequency term y αa 1 A ( t) = cos φ Near φ lock region of π/: y( t) α A A 1 π φ K αa A 1 PD = [Razavi] 1

13 XOR Phase Detector Sensitive to clock duty cycle [Razavi] 13

14 XOR Phase Detector [Perrott] 14

15 Cycle Slipping If there is a frequency difference between the input reference and PLL feedback signals the phase detector can jump between regions of different gain PLL is no longer acting as a linear system [Perrott] 15

16 Cycle Slipping Cycle Slipping [Perrott] If frequency difference is too large the PLL may not lock 16

17 Phase Frequency Detector (PFD) Phase Frequency Detector allows for wide frequency locking range, potentially entire VCO tuning range 3-stage operation with UP and DOWN outputs Edge-triggered results in duty cycle insensitivity 17

18 PFD Transfer Characteristic UP=1 & DN=-1 [Perrott] Constant slope and polarity asymmetry about zero phase allows for wide frequency range operation 18

19 PFD Deadzone If phase error is small, then short output pulses are produced by PFD Cannot effectively propagate these pulses to switch charge pump Results in phase detector dead zone which causes low loop gain and increased jitter Solution is to add delay in PFD reset path to force a minimum UP and DOWN pulse length [Fischette] 19

20 PFD Operation Min. Pulse Width [Fischette] 0

21 Charge-Pump PLL Circuits Phase Detector Charge-Pump Loop Filter VCO Divider 1

22 Charge Pump VDD I UP Charging VCO Control Voltage DOWN I Discharging C 1 R C VSS Converts PFD output signals to charge Charge is proportional to PFD pulse widths PFD-CP Gain: 1 π I CP

23 Simple Charge Pump [Razavi] Issues Switch resistance can vary Vctrl due to body effect Charge injection from switches onto Vctrl Charge sharing between current source drain nodes and Vctrl 3

24 Charge Pump Mismatch PLL will lock with static phase error Extra ripple on Vctrl [Razavi] Results in frequency domain spurs at the reference clock frequency offset from the carrier 4

25 Charge Pump w/ Improved Matching [Young JSSC 199] Amplifier keeps current source Vds voltages constant resulting in reduced transient current mismatch 5

26 Charge Pump w/ Reversed Switches Swapping switches reduces charge injection MOS caps (Md1-4) provide extra charge injection cancellation Helper transistors Mx and My quickly turn-off current source Dummy brand helps to match PFD loading [Ingino JSSC 001] 6

27 Charge-Pump PLL Circuits Phase Detector Charge-Pump Loop Filter VCO Divider 7

28 Loop Filter VDD I Charging VCO Control Voltage I VSS Discharging C 1 R C F(s) Lowpass filter extracts average of phase detector error pulses 8

29 Loop Filter Transfer Function Neglecting secondary capacitor, C 9

30 Loop Filter Transfer Function With secondary capacitor, C 30

31 Why have C? Secondary capacitor smoothes control voltage ripple Can t make too big or loop will go unstable C < C 1 /10 for stability C > C 1 /50 for low jitter Control Voltage Ripple 31

32 Filter Capacitors To minimize area, we would like to use highest density caps Thin oxide MOS cap gate leakage can be an issue Similar to adding a non-linear parallel resistor to the capacitor Leakage is voltage and temperature dependent Will result in excess phase noise and spurs Metal caps or thick oxide caps are a better choice Trade-off is area Metal cap density can be < 1/10 thin oxide caps Filter cap frequency response can be relatively low, as PLL loop bandwidths are typically 1-50MHz 3

33 Charge-Pump PLL Circuits Phase Detector Charge-Pump Loop Filter VCO Divider 33

34 Voltage-Controlled Oscillator ω 0 1 K VCO 0 VDD/ VDD Time-domain phase relationship ( t) ( t) dt = K v ( t) θ out = ω out VCO c dt ω ( t) ω + ω ( t) = K v ( t) out = 0 out ω 0 + VCO Laplace Domain Model c 34

35 Voltage-Controlled Oscillators (VCO) Ring Oscillator Easy to integrate Wide tuning range (5x) Higher phase noise LC Oscillator Large area Narrow tuning range (0-30%) Lower phase noise 35

36 Barkhausen s Oscillation Criteria [Sanchez] n Closed-loop transfer function: H 1 H ( jω) ( jω) Sustained oscillation occurs if H ( jω) = 1 conditions: Gain = 1 at oscillation frequency ω 0 Total phase shift around loop is n360 at oscillation frequency ω 0 36

37 Ring Oscillator Example [Sanchez] 37

38 Ring Oscillator Example 4-stage oscillator A0 = sqrt() Phase shift = 45 Easier to make a larger-stage oscillator oscillate, as it requires less gain and phase shift per stage [Sanchez] 38

39 Next Time PLL wrap-up CDRs 39

ECEN620: Network Theory Broadband Circuit Design Fall 2012

ECEN620: Network Theory Broadband Circuit Design Fall 2012 ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 11: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Exam 1 is on Wed. Oct 3

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 8: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda HW2 is due Oct 6 Exam 1 is

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 7: Phase Detector Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda HW2 is due Oct 6 Exam

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2012

ECEN620: Network Theory Broadband Circuit Design Fall 2012 ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11

More information

EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Announcements

EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Announcements EE290C - Spring 04 Advanced Topics in Circuit Design High-Speed Electrical Interfaces Lecture 11 Components Phase-Locked Loops Viterbi Decoder Borivoje Nikolic March 2, 04. Announcements Homework #2 due

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 010 Lecture 3: CDR Wrap-Up Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam is April 30 Will emphasize

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 12: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report #2 due Apr. 20 Expand

More information

Lecture 23: PLLs. Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class

Lecture 23: PLLs. Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 23: PLLs Announcements Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class Open book open notes Project

More information

Introduction to CMOS RF Integrated Circuits Design

Introduction to CMOS RF Integrated Circuits Design VI. Phase-Locked Loops VI-1 Outline Introduction Basic Feedback Loop Theory Circuit Implementation VI-2 What is a PLL? A PLL is a negative feedback system where an oscillatorgenerated signal is phase and

More information

Self-Biased PLL/DLL. ECG minute Final Project Presentation. Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas

Self-Biased PLL/DLL. ECG minute Final Project Presentation. Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas Self-Biased PLL/DLL ECG721 60-minute Final Project Presentation Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas Outline Motivation Self-Biasing Technique Differential Buffer

More information

High-speed Serial Interface

High-speed Serial Interface High-speed Serial Interface Lect. 9 PLL (Introduction) 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Clock Clock: Timing

More information

This chapter discusses the design issues related to the CDR architectures. The

This chapter discusses the design issues related to the CDR architectures. The Chapter 2 Clock and Data Recovery Architectures 2.1 Principle of Operation This chapter discusses the design issues related to the CDR architectures. The bang-bang CDR architectures have recently found

More information

INF4420 Phase locked loops

INF4420 Phase locked loops INF4420 Phase locked loops Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline "Linear" PLLs Linear analysis (phase domain) Charge pump PLLs Delay locked loops (DLLs) Applications Introduction

More information

Lecture 7: Components of Phase Locked Loop (PLL)

Lecture 7: Components of Phase Locked Loop (PLL) Lecture 7: Components of Phase Locked Loop (PLL) CSCE 6933/5933 Instructor: Saraju P. Mohanty, Ph. D. NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages,

More information

High-Speed Serial Interface Circuits and Systems

High-Speed Serial Interface Circuits and Systems High-Speed Serial Interface Circuits and Systems Design Exercise4 Charge Pump Charge Pump PLL ɸ ref up PFD CP LF VCO down ɸ out ɸ div Divider Converts PFD phase error pulse (digital) to charge (analog).

More information

Tuesday, March 29th, 9:15 11:30

Tuesday, March 29th, 9:15 11:30 Oscillators, Phase Locked Loops Tuesday, March 29th, 9:15 11:30 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 29th of March:

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements

More information

Lecture 11. Phase Locked Loop (PLL): Appendix C. EE4900/EE6720 Digital Communications

Lecture 11. Phase Locked Loop (PLL): Appendix C. EE4900/EE6720 Digital Communications EE4900/EE6720: Digital Communications 1 Lecture 11 Phase Locked Loop (PLL): Appendix C Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video, text, data, ) Transducer

More information

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN60: Network Theory Broadband Circuit Design Fall 014 Lecture 13: Frequency Synthesizer Examples Sam Palermo Analog & Mixed-Signal Center Texas A&M University Agenda Frequency Synthesizer Examples Design

More information

Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop

Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Engineering, Technology & Applied Science Research Vol. 7, No. 2, 2017, 1473-1477 1473 A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Hamidreza Esmaeili Taheri Department of Electronics

More information

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery

More information

A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS

A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS Diary R. Sulaiman e-mail: diariy@gmail.com Salahaddin University, Engineering College, Electrical Engineering Department Erbil, Iraq Key

More information

Project #3 for Electronic Circuit II

Project #3 for Electronic Circuit II Project #3 for Electronic Circuit II Prof. Woo-Young Choi TA: Tongsung Kim, Minkyu Kim June 1, 2015 - Deadline : 6:00 pm on June 22, 2015. Penalties for late hand-in. - Team Students are expected to form

More information

A Low-Noise Phase-Locked Loop Design by Loop Bandwidth Optimization

A Low-Noise Phase-Locked Loop Design by Loop Bandwidth Optimization A Low-Noise Phase-Locked Loop Design by Loop Bandwidth Optimization 유병민 High-Speed Circuits & Systems Lab. 1/19 Content 1. Introduction 2. PLL jitter analysis 3. Design examples 4. Experimental results

More information

A Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator

A Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator A Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator ISSCC 00, Session 3. M.H. Perrott, S. Pamarti, E. Hoffman, F.S. Lee, S.

More information

Phase Locked Loops, Report Writing, Layout Tuesday, April 5th, 9:15 11:00

Phase Locked Loops, Report Writing, Layout Tuesday, April 5th, 9:15 11:00 Phase Locked Loops, Report Writing, Layout Tuesday, April 5th, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 5th

More information

Integrated Circuit Design for High-Speed Frequency Synthesis

Integrated Circuit Design for High-Speed Frequency Synthesis Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency

More information

Research on Self-biased PLL Technique for High Speed SERDES Chips

Research on Self-biased PLL Technique for High Speed SERDES Chips 3rd International Conference on Machinery, Materials and Information Technology Applications (ICMMITA 2015) Research on Self-biased PLL Technique for High Speed SERDES Chips Meidong Lin a, Zhiping Wen

More information

DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS

DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,

More information

CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC

CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit

More information

INF4420 Switched capacitor circuits Outline

INF4420 Switched capacitor circuits Outline INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog

More information

Other Effects in PLLs. Behzad Razavi Electrical Engineering Department University of California, Los Angeles

Other Effects in PLLs. Behzad Razavi Electrical Engineering Department University of California, Los Angeles Other Effects in PLLs Behzad Razavi Electrical Engineering Department University of California, Los Angeles Example of Up and Down Skew and Width Mismatch Approximating the pulses on the control line by

More information

Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet

Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet Pedro Moreira University College London London, United Kingdom pmoreira@ee.ucl.ac.uk Pablo Alvarez pablo.alvarez@cern.ch

More information

PHASE LOCKED LOOP DESIGN

PHASE LOCKED LOOP DESIGN PHASE LOCKED LOOP DESIGN by Kristen Elserougi, Ranil Fernando, Luca Wei SENIOR DESIGN PROJECT REPORT Submitted in partial fulfillment of the requirements for the degree of Bachelor of Science in Electrical

More information

Analysis and Design of a Low-Power Low-Noise CMOS Phase-Locked Loop

Analysis and Design of a Low-Power Low-Noise CMOS Phase-Locked Loop Analysis and Design of a Low-Power Low-Noise CMOS Phase-Locked Loop by Cheng Zhang B.A.Sc., Simon Fraser University, 2009 Thesis Submitted in Partial Fulfillment of the Requirements for the Degree of Master

More information

INF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen

INF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators

More information

/$ IEEE

/$ IEEE IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for

More information

Low Skew CMOS PLL Clock Drivers

Low Skew CMOS PLL Clock Drivers Low Skew CMOS PLL Clock Drivers The MC88915 Clock Driver utilizes phase-locked loop technology to lock its low skew outputs' frequency and phase onto an input reference clock. It is designed to provide

More information

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,

More information

Designing Nano Scale CMOS Adaptive PLL to Deal, Process Variability and Leakage Current for Better Circuit Performance

Designing Nano Scale CMOS Adaptive PLL to Deal, Process Variability and Leakage Current for Better Circuit Performance International Journal of Innovative Research in Electronics and Communications (IJIREC) Volume 1, Issue 3, June 2014, PP 18-30 ISSN 2349-4042 (Print) & ISSN 2349-4050 (Online) www.arcjournals.org Designing

More information

Design and Analysis of a Second Order Phase Locked Loops (PLLs)

Design and Analysis of a Second Order Phase Locked Loops (PLLs) Design and Analysis of a Second Order Phase Locked Loops (PLLs) DIARY R. SULAIMAN Engineering College - Electrical Engineering Department Salahaddin University-Hawler Zanco Street IRAQ Abstract: - This

More information

The steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation

The steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation It should be noted that the frequency of oscillation ω o is determined by the phase characteristics of the feedback loop. the loop oscillates at the frequency for which the phase is zero The steeper the

More information

Low Power, Wide Bandwidth Phase Locked Loop Design

Low Power, Wide Bandwidth Phase Locked Loop Design Low Power, Wide Bandwidth Phase Locked Loop Design Hariprasath Venkatram and Taehwan Oh Abstract A low power wide bandwidth phase locked loop is presented in the paper. The phase frequency detector, charge

More information

Low Power Phase Locked Loop Design with Minimum Jitter

Low Power Phase Locked Loop Design with Minimum Jitter Low Power Phase Locked Loop Design with Minimum Jitter Krishna B. Makwana, Prof. Naresh Patel PG Student (VLSI Technology), Dept. of ECE, Vishwakarma Engineering College, Chandkheda, Gujarat, India Assistant

More information

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators 6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators Massachusetts Institute of Technology March 29, 2005 Copyright 2005 by Michael H. Perrott VCO Design for Narrowband

More information

A 45-nm SOI-CMOS Dual-PLL Processor Clock System for Multi-Protocol I/O

A 45-nm SOI-CMOS Dual-PLL Processor Clock System for Multi-Protocol I/O A 45-nm SOI-CMOS Dual-PLL Processor Clock System for Multi-Protocol I/O Dennis Fischette, Alvin Loke, Michael Oshima, Bruce Doyle, Roland Bakalski*, Richard DeSantis, Anand Thiruvengadam, Charles Wang,

More information

Optimization of Digitally Controlled Oscillator with Low Power

Optimization of Digitally Controlled Oscillator with Low Power IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. I (Nov -Dec. 2015), PP 52-57 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Optimization of Digitally Controlled

More information

High Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers

High Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers High Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers Michael H. Perrott March 19, 2004 Copyright 2004 by Michael H. Perrott All rights reserved. 1 High Speed Frequency

More information

ISSN:

ISSN: 507 CMOS Digital-Phase-Locked-Loop for 1 Gbit/s Clock Recovery Circuit KULDEEP THINGBAIJAM 1, CHIRAG SHARMA 2 1 Department of E&CE, Nitte Meenaskhi Institute of Technology, Yelahanka, Bangalore-560064,

More information

Energy Efficient and High Speed Charge-Pump Phase Locked Loop

Energy Efficient and High Speed Charge-Pump Phase Locked Loop Energy Efficient and High Speed Charge-Pump Phase Locked Loop Sherin Mary Enosh M.Tech Student, Dept of Electronics and Communication, St. Joseph's College of Engineering and Technology, Palai, India.

More information

High Performance Digital Fractional-N Frequency Synthesizers

High Performance Digital Fractional-N Frequency Synthesizers High Performance Digital Fractional-N Frequency Synthesizers Michael Perrott October 16, 2008 Copyright 2008 by Michael H. Perrott All rights reserved. Why Are Digital Phase-Locked Loops Interesting? PLLs

More information

Ultrahigh Speed Phase/Frequency Discriminator AD9901

Ultrahigh Speed Phase/Frequency Discriminator AD9901 a FEATURES Phase and Frequency Detection ECL/TTL/CMOS Compatible Linear Transfer Function No Dead Zone MIL-STD-883 Compliant Versions Available Ultrahigh Speed Phase/Frequency Discriminator AD9901 PHASE-LOCKED

More information

Design of High Performance PLL using Process,Temperature Compensated VCO

Design of High Performance PLL using Process,Temperature Compensated VCO Design of High Performance PLL using Process,Temperature Compensated O K.A.Jyotsna Asst.professor CVR College of Engineering Hyderabad D.Anitha Asst.professor GITAM University Hyderabad ABSTRACT In this

More information

6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers

6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers 6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Bandwidth Constraints

More information

ICS663 PLL BUILDING BLOCK

ICS663 PLL BUILDING BLOCK Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO)

More information

Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits Design of Analog CMOS Integrated Circuits Behzad Razavi Professor of Electrical Engineering University of California, Los Angeles H Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco

More information

Sudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal

Sudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 45 Design and Performance Analysis of a Phase Locked Loop using Differential Voltage Controlled Oscillator Sudatta

More information

PHASELOCK TECHNIQUES INTERSCIENCE. Third Edition. FLOYD M. GARDNER Consulting Engineer Palo Alto, California A JOHN WILEY & SONS, INC.

PHASELOCK TECHNIQUES INTERSCIENCE. Third Edition. FLOYD M. GARDNER Consulting Engineer Palo Alto, California A JOHN WILEY & SONS, INC. PHASELOCK TECHNIQUES Third Edition FLOYD M. GARDNER Consulting Engineer Palo Alto, California INTERSCIENCE A JOHN WILEY & SONS, INC., PUBLICATION CONTENTS PREFACE NOTATION xvii xix 1 INTRODUCTION 1 1.1

More information

A GHz Wideband Sub-harmonically Injection- Locked PLL with Adaptive Injection Timing Alignment Technique

A GHz Wideband Sub-harmonically Injection- Locked PLL with Adaptive Injection Timing Alignment Technique A 2.4 3.6-GHz Wideband Sub-harmonically Injection- Locked PLL with Adaptive Injection Timing Alignment Technique Abstract: This paper proposes a wideband sub harmonically injection-locked PLL (SILPLL)

More information

ICS PLL BUILDING BLOCK

ICS PLL BUILDING BLOCK Description The ICS673-01 is a low cost, high performance Phase Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled

More information

CHAPTER 1 INTRODUCTION TO CHARGE PUMP BASED PLL

CHAPTER 1 INTRODUCTION TO CHARGE PUMP BASED PLL 1 CHAPTER 1 INTRODUCTION TO CHARGE PUMP BASED PLL 1.1 INTRODUCTION Phase Locked Loop (PLL) is a simple feedback system (Dan Wolaver, 1991) that compares the output phase with the input phase and produces

More information

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2

More information

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September

More information

SiNANO-NEREID Workshop:

SiNANO-NEREID Workshop: SiNANO-NEREID Workshop: Towards a new NanoElectronics Roadmap for Europe Leuven, September 11 th, 2017 WP3/Task 3.2 Connectivity RF and mmw Design Outline Connectivity, what connectivity? High data rates

More information

A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD

A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD Teerachot Siriburanon, Tomohiro Ueno, Kento Kimura, Satoshi Kondo, Wei Deng, Kenichi Okada, and Akira Matsuzawa Tokyo Institute of Technology, Japan

More information

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016 ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016 Lecture 10: Electroabsorption Modulator Transmitters Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements

More information

A HYBRID PHASE-LOCKED LOOP FOR CLOCK AND DATA RECOVERY APPLICATIONS. Mohammad Sadegh Jalali. B.Sc., The University of Tehran, 2008.

A HYBRID PHASE-LOCKED LOOP FOR CLOCK AND DATA RECOVERY APPLICATIONS. Mohammad Sadegh Jalali. B.Sc., The University of Tehran, 2008. A HYBRID PHASE-LOCKED LOOP FOR CLOCK AND DATA RECOVERY APPLICATIONS by Mohammad Sadegh Jalali B.Sc., The University of Tehran, 2008. A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE

More information

Self Biased PLL/DLL. ECG 721 Memory Circuit Design (Spring 2017) Dane Gentry 4/17/17

Self Biased PLL/DLL. ECG 721 Memory Circuit Design (Spring 2017) Dane Gentry 4/17/17 Self Biased PLL/DLL ECG 721 Memory Circuit Design (Spring 2017) Dane Gentry 4/17/17 1 Jitter Self Biased PLL/DLL Differential Buffer Delay Fig. 19.57 Bias Generator Self Biased DLL Input/Output p Delay

More information

A 1.2-to-1.4 GHz low-jitter frequency synthesizer for GPS application

A 1.2-to-1.4 GHz low-jitter frequency synthesizer for GPS application Journal of Chongqing University (English Edition) [ISSN 1671-8224] Vol. 12 No. 2 June 2013 doi:10.11835/j.issn.1671-8224.2013.02.008 To cite this article: HU Zheng-fei, HUANG Min-di, ZHANG Li. A 1.2-to-1.4

More information

A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection

A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection Somnath Kundu 1, Bongjin Kim 1,2, Chris H. Kim 1 1

More information

A Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique

A Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.3, JUNE, 2014 http://dx.doi.org/10.5573/jsts.2014.14.3.331 A Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique

More information

Design and noise analysis of a fully-differential charge pump for phase-locked loops

Design and noise analysis of a fully-differential charge pump for phase-locked loops Vol. 30, No. 10 Journal of Semiconductors October 2009 Design and noise analysis of a fully-differential charge pump for phase-locked loops Gong Zhichao( 宫志超 ) 1, Lu Lei( 卢磊 ) 1, Liao Youchun( 廖友春 ) 2,

More information

Summer 2015 Examination

Summer 2015 Examination Summer 2015 Examination Subject Code: 17445 Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.

More information

6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators

6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators 6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott VCO Design for Wireless

More information

Study and Implementation of Phase Frequency Detector and Frequency Divider 45nm using CMOS Technology

Study and Implementation of Phase Frequency Detector and Frequency Divider 45nm using CMOS Technology Study and Implementation of Phase Frequency Detector and Frequency Divider 45nm using CMOS Technology Dhaval Modi Electronics and Communication, L. D. College of Engineering, Ahmedabad, India Abstract--This

More information

DESIGN OF A CLOCK AND DATA RECOVERY CIRCUIT IN 65 NM TECHNOLOGY YI REN THESIS

DESIGN OF A CLOCK AND DATA RECOVERY CIRCUIT IN 65 NM TECHNOLOGY YI REN THESIS DESIGN OF A CLOCK AND DATA RECOVERY CIRCUIT IN 65 NM TECHNOLOGY BY YI REN THESIS Submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical and Computer Engineering

More information

Phase Locked Loop Design for Fast Phase and Frequency Acquisition

Phase Locked Loop Design for Fast Phase and Frequency Acquisition Phase Locked Loop Design for Fast Phase and Frequency Acquisition S.Anjaneyulu 1,J.Sreepavani 2,K.Pramidapadma 3,N.Varalakshmi 4,S.Triven 5 Lecturer,Dept.of ECE,SKU College of Engg. & Tech.,Ananthapuramu

More information

Phase-locked loop PIN CONFIGURATIONS

Phase-locked loop PIN CONFIGURATIONS NE/SE DESCRIPTION The NE/SE is a versatile, high guaranteed frequency phase-locked loop designed for operation up to 0MHz. As shown in the Block Diagram, the NE/SE consists of a VCO, limiter, phase comparator,

More information

Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop

Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop Shaik. Yezazul Nishath School Of Electronics Engineering (SENSE) VIT University Chennai, India Abstract This paper outlines

More information

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3 IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 06, 2015 ISSN (online): 2321-0613 A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati

More information

Sophomore Physics Laboratory (PH005/105) Analog Electronics Phase Locked Loop (PLL)

Sophomore Physics Laboratory (PH005/105) Analog Electronics Phase Locked Loop (PLL) CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH005/105) Analog Electronics Phase Locked Loop (PLL) Copyright c Virgínio de Oliveira Sannibale,

More information

ICS663 PLL BUILDING BLOCK. Description. Features. Block Diagram DATASHEET

ICS663 PLL BUILDING BLOCK. Description. Features. Block Diagram DATASHEET DATASHEET ICS663 Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled

More information

A Fast Locking Digital Phase-Locked Loop using Frequency Difference Stage

A Fast Locking Digital Phase-Locked Loop using Frequency Difference Stage International Journal of Engineering & Technology IJET-IJENS Vol:14 No:04 75 A Fast Locking Digital Phase-Locked Loop using Frequency Difference Stage Mohamed A. Ahmed, Heba A. Shawkey, Hamed A. Elsemary,

More information

[Prajapati, 3(3): March, 2014] ISSN: Impact Factor: 1.852

[Prajapati, 3(3): March, 2014] ISSN: Impact Factor: 1.852 [Prajapati, 3(3): March, 2014] IN: 2277-9655 IJERT INTERNATIONAL JOURNAL OF ENGINEERING CIENCE & REEARCH TECHNOLOGY Low Power and Low Dead Zone Phase Frequency Detector in PLL Jaimini Prajapati *1, Kiran

More information

ECEN474: (Analog) VLSI Circuit Design Fall 2012

ECEN474: (Analog) VLSI Circuit Design Fall 2012 ECEN474: (Analo) VLSI Circuit Desin Fall 2012 Lecture 18: OTA Examples Sam Palermo Analo & Mixed-Sinal Center Texas A&M University Announcements No class on Monday Preliminary report still due Monday (11/19)

More information

Noise Analysis of Phase Locked Loops

Noise Analysis of Phase Locked Loops Noise Analysis of Phase Locked Loops MUHAMMED A. IBRAHIM JALIL A. HAMADAMIN Electrical Engineering Department Engineering College Salahaddin University -Hawler ERBIL - IRAQ Abstract: - This paper analyzes

More information

MAX2769/MAX2769C PLL Loop Filter Calculator User Guide UG6444; Rev 0; 6/17

MAX2769/MAX2769C PLL Loop Filter Calculator User Guide UG6444; Rev 0; 6/17 MAX2769/MAX2769C PLL Loop Filter Calculator User Guide UG6444; Rev 0; 6/17 Abstract This document briefly covers PLL basics and explains how to use the PLL loop filter spreadsheet calculator for the MAX2769/MAX2769C.

More information

Lecture 15: Clock Recovery

Lecture 15: Clock Recovery Lecture 15: Clock Recovery Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 2001 by Mark Horowitz 1 Overview Reading Chapter 19 - High Speed Link Design, by Ken Yang, Stefanos

More information

Lecture 10: Accelerometers (Part I)

Lecture 10: Accelerometers (Part I) Lecture 0: Accelerometers (Part I) ADXL 50 (Formerly the original ADXL 50) ENE 5400, Spring 2004 Outline Performance analysis Capacitive sensing Circuit architectures Circuit techniques for non-ideality

More information

High Performance Digital Fractional-N Frequency Synthesizers. IEEE Distinguished Lecture Lehigh Valley SSCS Chapter

High Performance Digital Fractional-N Frequency Synthesizers. IEEE Distinguished Lecture Lehigh Valley SSCS Chapter High Performance Digital Fractional-N Frequency Synthesizers IEEE Distinguished Lecture Lehigh Valley SSCS Chapter Michael H. Perrott October 2013 Copyright 2013 by Michael H. Perrott All rights reserved.

More information

RX3400 Low Power ASK Receiver IC. Description. Features. Applications. Block Diagram

RX3400 Low Power ASK Receiver IC. Description. Features. Applications. Block Diagram Low Power ASK Receiver IC Princeton Technology Corp. reserves the right to change the product described in this datasheet. All information contained in this datasheet is subject to change without prior

More information

Short Course On Phase-Locked Loops and Their Applications Day 5, AM Lecture. Advanced PLL Examples (Part I)

Short Course On Phase-Locked Loops and Their Applications Day 5, AM Lecture. Advanced PLL Examples (Part I) Short Course On Phase-Locked Loops and Their Applications Day 5, AM Lecture Advanced PLL Examples (Part I) Michael Perrott August 15, 2008 Copyright 2008 by Michael H. Perrott All rights reserved. Outline

More information

Designing of Charge Pump for Fast-Locking and Low-Power PLL

Designing of Charge Pump for Fast-Locking and Low-Power PLL Designing of Charge Pump for Fast-Locking and Low-Power PLL Swati Kasht, Sanjay Jaiswal, Dheeraj Jain, Kumkum Verma, Arushi Somani Abstract The specific property of fast locking of PLL is required in many

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 Lecture 10: Termination & Transmitter Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam

More information

Analog and Telecommunication Electronics

Analog and Telecommunication Electronics Politecnico di Torino - ICT School Analog and Telecommunication Electronics C1 - PLL linear analysis» PLL basics» Application examples» Linear analysis» Phase error 08/04/2011-1 ATLCE - C1-2010 DDC Lesson

More information

Design Challenges In Multi-GHz PLL Frequency Synthesizers

Design Challenges In Multi-GHz PLL Frequency Synthesizers Design Challenges In Multi-GHz PLL Frequency Synthesizers Adrian Maxim Senior RF Design Engineer Silicon Laboratories Austin, TX, USA Email: acmaxim@yahoo.com OUTLINE PLL basics PLL second order effects

More information

CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies

CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies JOURNAL OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, VOL. 17, NO. 2, 98~104, APR. 2017 http://dx.doi.org/10.5515/jkiees.2017.17.2.98 ISSN 2234-8395 (Online) ISSN 2234-8409 (Print) CMOS 120 GHz Phase-Locked

More information

ML4818 Phase Modulation/Soft Switching Controller

ML4818 Phase Modulation/Soft Switching Controller Phase Modulation/Soft Switching Controller www.fairchildsemi.com Features Full bridge phase modulation zero voltage switching circuit with programmable ZV transition times Constant frequency operation

More information