Fast and Accurate RF component characterization enabled by FPGA technology

Transcription

1

2 Fast and Accurate RF component characterization enabled by FPGA technology Guillaume Pailloncy Senior Systems Engineer

3 Agenda RF Application Challenges What are FPGAs and why are they useful? FPGA-based Applications PA Leveling Fast Characterization under non-50ohm Conclusions 3

4 Cost of Test RF Application Challenges Cost of Test Rapidly Changing RF Standards (802.11ac, LTE) More RF Complexity in Mobile Devices Increasing Test Time Need for Customization Integrated DUT Control Custom Triggering Test Sequencing Advanced Applications Channel Emulation Software-Defined Radio Level Servoing Device Complexity 4

5 FPGA Technology Programmable Interconnects Logic Blocks I/O Blocks 5

6 FPGA Logic Implementation E Implementing Logic on FPGA: F = {(A+B)CD} E LabVIEW FPGA Code F A B C D 6

7 Why are FPGAs useful? High Reliability Designs implemented in hardware Low Latency Run algorithms at deterministic rates down to 5 ns Reconfigurable Create DUT / application-specific personalities High Performance Computational abilities open new possibilities for measurement and data processing speed True Parallelism Enables parallel tasks and pipelining, reducing test times 7

8 FPGA-based RF Applications Speeding up PA Leveling

9 Traditional RF PA Servoing Application RF-out Vector Signal Generator Vector Signal Analyzer Desktop PC and GPIB 9

10 Traditional Leveling Loop Set VSG Settle VSG Settle DUT Measure Calculation 1. Pick a starting VSG power level, based on the estimated gain of the DUT. 2. Set the VSG power level. 3. Wait for the VSG to settle (amplifier & attenuator stages, switches) 4. Wait for the DUT to settle. 5. Take a measurement with the VSA. 6. If power is in range, exit. 7. If it is not, compute the new VSG power level and return to step 2. 10

11 Traditional Leveling Loop Fixed Loop Step Time Set VSG Settle VSG Settle DUT Measure Calculation ~25 ms 11

12 FPGA-based Leveling Loop VSG VSA IQ Mod DAC ADC IQ Demod Set VSG Settle VSG Settle DUT Measure Calculation Speed Up Leveling Steps Set Settle VSG Settle DUT Measure Calc 12

13 Further Speed Up Improvements Execute Steps in Parallel Loop step time reduced but more steps required Error in power measurements will reduce while converging Set Settle VSG Settle DUT Measure Calc Use I/Q Digital Gain (DG) control VSG Output Stage is set only once (VSG Settling time required only once) D G Settle DUT Measure Calc Use Averaging Schedule Reduce averaging for initial steps (faster measurement) Increase averaging close to convergence (increased accuracy) D G Settle DUT Measure Calc 13

14 FPGA-based Leveling Loop Traditional Approach FPGA-based Optimized Approach Set VSG Settle VSG Settle DUT Measure Calc D G Settle DUT Measure Calc ~150ms x30 Speed Improvemen t <5ms 14

15 FPGA-based RF Applications Fast and Accurate RF Characterization under non-50 Ohm

16 Source and Load Pull: What s all about? HEAT RF Information Signal DC Distorted Signal How to limit power loss through heat while minimizing the signal distortion? 16

17 Source and Load Pull Find the proper load impedance for optimal output power transfer with minimal distortion Find the proper source impedance for optimal input power transfer Pull Information Signal RF Z S Source Pull Avoid Reflected DC Z L Load 17

18 Passive Tuning Technologies Passive Mechanical Tuning Legacy Inherently support High Using step motors (slow process) Z i W Y 50 W Y Y X 20-30i W X Z Passive Electronic Tuning Based on PIN diodes (fast) Discrete set of impedances vs frequency Z Transmission line 18

19 Active Tuning Technologies Open Loop Active Tuning Very fast Amplifier needed Iterative process G a out b out A f 0 F A F 2f 0 Closed Loop Active Tuning Very fast Synchronized with incident power F 2f 0 Subject to oscillation depending on architecture a out b out F f 0 G 19

20 FPGA-based Digital Closed Loop Active Tuning RF signal downconverted to LF Continuous control of phase and amplitude Bandwidth and power control avoid oscillation Pseudo-closed loop active tuning VSA IQ Demod ADC F DAC VSG IQ Mod G 20

21 Summary RF applications become more complex Rapidly changing RF Standards More RF Complexity in Mobile Devices Increasing Test Time RF Instrumentation with user-reconfigurable FPGA brings significant speed and flexibility advantages 21

22 Thank you Visit the NI booth for live demos