Inter-Ing INTERDISCIPLINARITY IN ENGINEERING SCIENTIFIC INTERNATIONAL CONFERENCE, TG. MUREŞ ROMÂNIA, November 2007.
|
|
- Merryl Lester
- 6 years ago
- Views:
Transcription
1 Inter-Ing 007 INTERDISCIPLINARITY IN ENGINEERING SCIENTIFIC INTERNATIONAL CONFERENCE, TG. MUREŞ ROMÂNIA, November 007. SIMULIN MODELING OF IMAGE REJECTION ALGORITHMS irei Botond Sandor, Topa Marina, Dornean Irina, Fazakas Albert Technical University from Cluj-Napoca ey words: implementation plan, low-if receiver, I/Q imbalance, image rejection Abstract: Nowadays the manufacture of value-added products is the main interest of every branch of industry. An implementation plan is one of the necessary requirements for obtaining a valueadded product. In this paper the implementation plan of an image rejection algorithm in digital domain is presented. The RF signal demodulation in low-if receivers takes place in two steps. First the RF signal is translated to an intermediary frequency. This down conversion can introduce interferences between the desired signal and the signal in the adjacent band. The elimination of the interfered signal is called image rejection. The implementation uses a Simulink model, as a prove of the theory. A hardware implementation scheme, built on the Simulink model, is given also. Finally, conclusions are drawn and further developments will be discussed. 1. Introduction The creation of value-added products is the main scope of every branch of industry. If marketing identifies the customer s wish for an additional task or better performance, then further developments including substantial research and project scheduling have to be carried out. This paper deals with the key aspects in the implementation plan for image rejection in wireless communication receivers. Several methods are used for the reception of wireless signals. The direct down conversion receivers [1] imply the use of precise electronic components, resulting in high costs. The low-if receivers are cost effective and more flexible []. Section describes the applied methodology of implementation for a value-added product. Section 3 presents the architecture of the low IF receivers [1] and explains the phenomenon of I/Q imbalance. The state of the art I/Q imbalance compensation algorithm is based on statistical calculations. Recent efforts invested in developing the block level representation of the image rejection filter is given in Section 4. Starting from it a Simulink model was developed and presented. The proposal for hardware implementation is presented in Section 5. Finally conclusions shall be drawn. IV-5-1
2 . Implementation plan In the era of technical competition it is not enough to manufacture a product, but it has to become a serious competitor on the market. This can be achieved by considering different aspects in delivering a product. The methodology of development similar to [3] is depicted in Fig. 1. An important step in the creation of a product is to make the specifications. This is influenced by the feasibility, the need of the market, the competitors and in this case by wireless standards. The feasibility of the product influences the specification directly (a fuel-engine can not be made at the size of a matchbox). The market research can help to find out the need of customers and of course to measure up the competitors. The state of the art products must be considered in order to place the product in the front-end. The block level representation (system model) is necessary to form an idea about the structure of the product. This is useful for the project schedule and helps to assemble the team of developers. Using the block level representation a design-ware tool can be used to prove that the product can work theoretically. In this phase software simulations can be performed and the first results are obtained. The design-ware tool used for the image rejection filter is MATLAB/Simulink. A well structured Simulink model is a great help in hardware implementation. From this model automated tools can perform the implementation on different platforms (DSPs or FPGAs). Then the hardware is tested on development boards or if necessary a prototype can be manufactured also. A convenient implementation plan responding for the highest standards helps the marketing department to sell the product. Having a readable development plan, the customers are convinced about the success of the product. Wireless standards Market research Specification / Feasibility study Block level representation Simulink model Software simulations Hardware implementation Hardware tests Marketing State-of-the-art products Fig. 1. Image rejection implementation flow chart 3. The I/Q imbalance in Low-IF receivers The wireless signal demodulation in low-if receiver takes place in two steps. First the radio frequency (RF) signal is shifted to an intermediary frequency (IF) in the analogue domain, then the IF signal is sampled. The necessary signal processing is done in the digital domain. The disadvantage of this architecture is the need of image rejection, but the programmability offered by the digital domain makes it flexible and reconfigurable. IV-5-
3 In Fig. the low-if receiver s architecture is depicted. In the analogue domain the signal collected from the antenna, having the expression given in (1.), is filtered by a bandpass filter in order to clear the noise. + jπflot jπflot rt () = zt () e + z() t e (1.) where z (t) is the conjugate of z(t). The complex signal z(t) is formed by the desired s(t) and image i(t) signals (from an adjacent band). z( t) + jπf IFt jπf IFt = s( t) e + i( t) e (.) MIX d(n) s(n) BPF Analogue domain r(t) LNA MIX X LO r IF (t) _ r IF (t) ADC _ r IF (n) Digital domain IF MIX v(n) Image rejection i(n) Fig.. The low-if receiver architecture The filtered signal is amplified by a line amplifier (LNA) and is mixed with the signal generated by a local oscillator (x LO (t)): xlo ( t) = cos(π f LOt) j g sin(πf LOt + ϕ) (3.) where g is the amplitude and ϕ the phase mismatch. Due to the imperfections of the electronic components the local oscillator introduces the I/Q imbalance errors: 1 1+ g e = 1 g e = jϕ + jϕ. (4.) Using the I/Q imbalance parameters we can write the expression of r IF (t) sampled by the ADC: r () t = { r ()} t = {() r t x } = z() t + z () t (5.) IF IF LO 1 where stands for lowpass filtering. After sampling, the signal is down-converted into the baseband. This operation is performed in the digital domain and the provides the following signals: j πfif nt 1 dn ( ) = r { ( n) e } = sn ( ) + i( n) IF + j πfif nt 1 vn ( ) = r { ( n) e } = in ( ) + s( n) IF (6.) A simplified representation of these operation is obtained using the matrix form: dn ( ) sn ( ) 1,where v ( n) = i ( n) = 1 (7.) IV-5-3
4 The recovery of the desired signal from the interfered signals in mathematical therms is just a matrix product. The task is to find out the inverse matrix of. 4. Image rejection algorithm Image rejection in the digital domain is based on statistical calculations [], [4]. The algorithm calculates the product of I/Q imbalance parameters 1 and. From this product the amplitude and phase errors can be deduced according to the following equations: = 1 N dn ( ) vn ( ) n= 0 N dn ( ) + v( n) n= 0 g = 1 4 Re{ 1 } ϕ = arcsin Im{ 1 } g The proposed block level design for the filter is shown in Fig. 3. The analogue-digital converter provides the samples of IF signal. The baseband transition is done in the digital domain using two multipliers and a digital oscillator. After a complex low-pass filtering the samples go to the Error parameter estimation block to perform the statistical computation, the result being the inverse matrix of. (8.) Baseband downconversion d(n) v(n) Matrix product s(n) i(n) X Analog Signal Analog/ digital converter Digital oscillator Error parameter estimation -1 X 1 g, phi 1, Fig. 3. Block level representation Starting from the block level representation from Fig. 3, the Simulink model of the algorithm was created. The models for the Baseband down-conversion and Matrix product are easy to be computed. The focus will be on the Error parameter estimation block depicted in Fig. 4. IV-5-4
5 Fig. 4. Simulink model for error parameter estimation The input signals d(n) and v(n) given by the expressions (6) are the result of baseband conversion. The samples of these signals are used then in the sub-modules 1 product, Error parameters to compute the equations (8). The sub-modules Computation of 1 and Computation for provide the values of 1 and according to (4). Matrix is formed as in (7) and the elements of the inverse matrix are calculated in the block Inverse matrix computation. 5. Proposed hardware implementation The implementation of the image rejection algorithm can be done on different platform (DSPs, FPGAs). Usually the algorithm is developed in a commonly used language like C and tested in DSP platforms. The Simulink model presented in Section 5 was developed for FPGA implementation of the image rejection filter. In this section a proposed hardware implementation is given, the block diagram being depicted in Fig. 5 The proposed hardware contains the image rejection filter, the serial reception/ transmission interface and buffer zones between these two. The buffer zones are dual frequency FIFOs and are used to ensure a constant flow to/from the filter. By using a buffer zone the serial transmission protocols can be replaced with other industry standard busses (I C, SPI, GPIO, PCI etc.) PLL clk clk1 txd Serial transmission re empty Buffer we full rxd Serial reception full we Buffer re empty Image rejection IV-5-5
6 Fig. 5. Proposed hardware implementation 6. Conclusions The creation of value-added products (the customer willing to pay for it; must be perfect at the delivery; the possibility of further developments) is the main scope of research and development. To make the product a serious competitor on the marked several aspects have to be considered in every phase of implementation. Choosing the right marketing, research and development strategy, the time-to-market can be minimized. Following the implementation plan for the presented image rejection filter, the block level representation, Simulink model and proposed hardware implementation architecture were given. This implementation plan allows further developments that can be achieved. By improving the Simulink model the system performance can be tuned or adapted for other applications. Hardware implementation can be done on different platforms (microprocessors, DSPs, FPGAs, ASICs). This paper gives a proposal for FPGA implementation with the possibility of interfacing the filter with different I/O protocols. References 1. S. Chunlei, I. Mohammed, Data Converters For Wireless Standards, luwer Academic Publishers, Dordrecht, 00.. M. Windisch, G. Fettweis, Blind I/Q Imbalance Parameter Estimation And Compensation In Low-If Receivers, Proceedings of 1st International Symposium on Control, Communications and Signal Processing (ISCCSP '04), Hammamet, Tunisia, March J. Lima, R. Menotti, J. M. P. Cardoso, E. Marques, "A Methodology to Design FPGAbased PID controllers", Systems, Man and Cybernetics, IEEE International Conference on, Volume 3, pp , Gye-Tae Gil, Young-Doo im, Yong H. Lee, Non-Data-Aided Approach to I/Q Mismatch Compansation in Low-IF Receivers, Signal Processing, Transaction on, Vol. 55, No. 7, Page(s) , July B. S. irei, I. Dornean, A. Fazakas, M. Topa, Comparing Verilog and VHDL, MicroCAD 007 International Scientific Conference, Proceedings of, pp , 007. IV-5-6
ON THE PERFORMANCE OF STANDARD-INDEPENDENT I/Q IMBALANCE COMPENSATION IN OFDM DIRECT-CONVERSION RECEIVERS
ON THE PERFORMANCE OF STANDARD-INDEPENDENT I/Q IMBALANCE COMPENSATION IN OFDM DIRECT-CONVERSION RECEIVERS Marcus Windisch and Gerhard Fettweis Dresden University of Technology, Vodafone Chair Mobile Communications
More informationStandard-Independent I/Q Imbalance Compensation in OFDM Direct-Conversion Receivers
Standard-Independent I/Q Imbalance Compensation in OFDM Direct-Conversion Receivers Marcus Windisch, Gerhard Fettweis Dresden University of Technology, Vodafone Chair Mobile Communications Systems, D-0106
More informationELT Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018
TUT/ICE 1 ELT-44006 Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018 General idea of these Model Questions is to highlight the central knowledge expected to be known
More informationA GENERAL SYSTEM DESIGN & IMPLEMENTATION OF SOFTWARE DEFINED RADIO SYSTEM
A GENERAL SYSTEM DESIGN & IMPLEMENTATION OF SOFTWARE DEFINED RADIO SYSTEM 1 J. H.VARDE, 2 N.B.GOHIL, 3 J.H.SHAH 1 Electronics & Communication Department, Gujarat Technological University, Ahmadabad, India
More informationA review paper on Software Defined Radio
A review paper on Software Defined Radio 1 Priyanka S. Kamble, 2 Bhalchandra B. Godbole Department of Electronics Engineering K.B.P.College of Engineering, Satara, India. Abstract -In this paper, we summarize
More informationAbstract of PhD Thesis
FACULTY OF ELECTRONICS, TELECOMMUNICATION AND INFORMATION TECHNOLOGY Irina DORNEAN, Eng. Abstract of PhD Thesis Contribution to the Design and Implementation of Adaptive Algorithms Using Multirate Signal
More informationRecap of Last 2 Classes
Recap of Last 2 Classes Transmission Media Analog versus Digital Signals Bandwidth Considerations Attentuation, Delay Distortion and Noise Nyquist and Shannon Analog Modulation Digital Modulation What
More informationRadio Receiver Architectures and Analysis
Radio Receiver Architectures and Analysis Robert Wilson December 6, 01 Abstract This article discusses some common receiver architectures and analyzes some of the impairments that apply to each. 1 Contents
More informationReceiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
More informationTHE BASICS OF RADIO SYSTEM DESIGN
THE BASICS OF RADIO SYSTEM DESIGN Mark Hunter * Abstract This paper is intended to give an overview of the design of radio transceivers to the engineer new to the field. It is shown how the requirements
More informationSuperheterodyne Receiver Tutorial
1 of 6 Superheterodyne Receiver Tutorial J P Silver E-mail: john@rfic.co.uk 1 ABSTRACT This paper discusses the basic design concepts of the Superheterodyne receiver in both single and double conversion
More informationFrom Antenna to Bits:
From Antenna to Bits: Wireless System Design with MATLAB and Simulink Cynthia Cudicini Application Engineering Manager MathWorks cynthia.cudicini@mathworks.fr 1 Innovations in the World of Wireless Everything
More informationUltra Wideband Transceiver Design
Ultra Wideband Transceiver Design By: Wafula Wanjala George For: Bachelor Of Science In Electrical & Electronic Engineering University Of Nairobi SUPERVISOR: Dr. Vitalice Oduol EXAMINER: Dr. M.K. Gakuru
More informationCarrier Frequency Offset Estimation Algorithm in the Presence of I/Q Imbalance in OFDM Systems
Carrier Frequency Offset Estimation Algorithm in the Presence of I/Q Imbalance in OFDM Systems K. Jagan Mohan, K. Suresh & J. Durga Rao Dept. of E.C.E, Chaitanya Engineering College, Vishakapatnam, India
More informationRF/IF Terminology and Specs
RF/IF Terminology and Specs Contributors: Brad Brannon John Greichen Leo McHugh Eamon Nash Eberhard Brunner 1 Terminology LNA - Low-Noise Amplifier. A specialized amplifier to boost the very small received
More informationSAMPLING FREQUENCY SELECTION SCHEME FOR A MULTIPLE SIGNAL RECEIVER USING UNDERSAMPLING
SAMPLING FREQUENCY SELECTION SCHEME FOR A MULTIPLE SIGNAL RECEIVER USING UNDERSAMPLING Yoshio Kunisawa (KDDI R&D Laboratories, yokosuka, kanagawa, JAPAN; kuni@kddilabs.jp) ABSTRACT A multi-mode terminal
More informationFEATURES DESCRIPTION BENEFITS APPLICATIONS. Preliminary PT4501 Sub-1 GHz Wideband FSK Transceiver
Preliminary PT4501 Sub-1 GHz Wideband FSK Transceiver DESCRIPTION The PT4501 is a highly integrated wideband FSK multi-channel half-duplex transceiver operating in sub-1 GHz license-free ISM bands. The
More informationDigital Receiver Experiment or Reality. Harry Schultz AOC Aardvark Roost Conference Pretoria 13 November 2008
Digital Receiver Experiment or Reality Harry Schultz AOC Aardvark Roost Conference Pretoria 13 November 2008 Contents Definition of a Digital Receiver. Advantages of using digital receiver techniques.
More information6.976 High Speed Communication Circuits and Systems Lecture 20 Performance Measures of Wireless Communication
6.976 High Speed Communication Circuits and Systems Lecture 20 Performance Measures of Wireless Communication Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott
More informationWideband Receiver for Communications Receiver or Spectrum Analysis Usage: A Comparison of Superheterodyne to Quadrature Down Conversion
A Comparison of Superheterodyne to Quadrature Down Conversion Tony Manicone, Vanteon Corporation There are many different system architectures which can be used in the design of High Frequency wideband
More informationUTILIZATION OF AN IEEE 1588 TIMING REFERENCE SOURCE IN THE inet RF TRANSCEIVER
UTILIZATION OF AN IEEE 1588 TIMING REFERENCE SOURCE IN THE inet RF TRANSCEIVER Dr. Cheng Lu, Chief Communications System Engineer John Roach, Vice President, Network Products Division Dr. George Sasvari,
More informationA 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*
FA 8.2: S. Wu, B. Razavi A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications* University of California, Los Angeles, CA This dual-band CMOS receiver for GSM and DCS1800 applications incorporates
More informationSession 3. CMOS RF IC Design Principles
Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion
More informationSTUDY OF THREE PHASE DEMODULATOR BASED DIRECT CONVERSION RECEIVER
STUDY OF THREE PHASE DEMODULATOR BASED DIRECT CONVERSION RECEIVER Hirenkumar A. Tailor 1, Milind S. Shah 2, Ashvin R. Patel 3, Vivek N. Maurya 4 Assistant Professor, EC Dept., SNPIT & RC, Umrakh, Bardoli,
More informationSome Radio Implementation Challenges in 3G-LTE Context
1 (12) Dirty-RF Theme Some Radio Implementation Challenges in 3G-LTE Context Dr. Mikko Valkama Tampere University of Technology Institute of Communications Engineering mikko.e.valkama@tut.fi 2 (21) General
More informationDigital Beamforming Using Quadrature Modulation Algorithm
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 4, Issue 5 (October 2012), PP. 71-76 Digital Beamforming Using Quadrature Modulation
More informationGPS RECEIVER IMPLEMENTATION USING SIMULINK
GPS RECEIVER IMPLEMENTATION USING SIMULINK C.Abhishek 1, A.Charitha 2, Dasari Goutham 3 1 Student, SCSVMV University, Kanchipuram 2 Student, kl university, Vijayawada 3 Student, SVEC college, Tirupati
More informationPre-distortion. General Principles & Implementation in Xilinx FPGAs
Pre-distortion General Principles & Implementation in Xilinx FPGAs Issues in Transmitter Design 3G systems place much greater requirements on linearity and efficiency of RF transmission stage Linearity
More informationReal-Time Testing Made Easy with Simulink Real-Time
Real-Time Testing Made Easy with Simulink Real-Time Andreas Uschold Application Engineer MathWorks Martin Rosser Technical Sales Engineer Speedgoat 2015 The MathWorks, Inc. 1 Model-Based Design Continuous
More informationEstimation of I/Q Imblance in Mimo OFDM System
Estimation of I/Q Imblance in Mimo OFDM System K.Anusha Asst.prof, Department Of ECE, Raghu Institute Of Technology (AU), Vishakhapatnam, A.P. M.kalpana Asst.prof, Department Of ECE, Raghu Institute Of
More informationThe Application of System Generator in Digital Quadrature Direct Up-Conversion
Communications in Information Science and Management Engineering Apr. 2013, Vol. 3 Iss. 4, PP. 192-19 The Application of System Generator in Digital Quadrature Direct Up-Conversion Zhi Chai 1, Jun Shen
More informationRealization of Programmable BPSK Demodulator-Bit Synchronizer using Multirate Processing
International Journal of Electrical and Computer Engineering (IJECE) Vol. 4, No. 3, June 2014, pp. 433~440 ISSN: 2088-8708 433 Realization of Programmable BPSK Demodulator-Bit Synchronizer using Multirate
More informationADI 2006 RF Seminar. Chapter II RF/IF Components and Specifications for Receivers
ADI 2006 RF Seminar Chapter II RF/IF Components and Specifications for Receivers 1 RF/IF Components and Specifications for Receivers Fixed Gain and Variable Gain Amplifiers IQ Demodulators Analog-to-Digital
More informationHardware Implementation of Automatic Control Systems using FPGAs
Hardware Implementation of Automatic Control Systems using FPGAs Lecturer PhD Eng. Ionel BOSTAN Lecturer PhD Eng. Florin-Marian BÎRLEANU Romania Disclaimer: This presentation tries to show the current
More informationTHE DESIGN OF A PLC MODEM AND ITS IMPLEMENTATION USING FPGA CIRCUITS
Journal of ELECTRICAL ENGINEERING, VOL. 60, NO. 1, 2009, 43 47 THE DESIGN OF A PLC MODEM AND ITS IMPLEMENTATION USING FPGA CIRCUITS Rastislav Róka For the exploitation of PLC modems, it is necessary to
More informationOFDM Transceiver using Verilog Proposal
OFDM Transceiver using Verilog Proposal PAUL PETHSOMVONG ZACH ASAL DEPARTMENT OF ELECTRICAL ENGINEERING BRADLEY UNIVERSITY PEORIA, ILLINOIS NOVEMBER 21, 2013 1 Project Outline Orthogonal Frequency Division
More informationMETHODS FOR QADRATURE MODULATOR IMBALANCE COMPENSATION
METHODS FOR QADRATURE MODUATOR MBAANCE COMPENSATON K. Povalač, R. Maršálek Brno University of Technology Faculty of Electrical Engineering and Communication Department of Radio Electronics Abstract Quadrature
More informationDSP BASED TRANSMITTER I/Q IMBALANCE CALIBRATION- IMPLEMENTATION AND PERFORMANCE MEASUREMENTS
ADNAN QAMAR KIAYANI DSP BASED TRANSMITTER I/Q IMBALANCE CALIBRATION- IMPLEMENTATION AND PERFORMANCE MEASUREMENTS MASTER OF SCIENCE THESIS Examiners: Professor Mikko Valkama MSc. Lauri Anttila Examiners
More informationParallel Programming Design of BPSK Signal Demodulation Based on CUDA
Int. J. Communications, Network and System Sciences, 216, 9, 126-134 Published Online May 216 in SciRes. http://www.scirp.org/journal/ijcns http://dx.doi.org/1.4236/ijcns.216.9511 Parallel Programming
More informationMaking Noise in RF Receivers Simulate Real-World Signals with Signal Generators
Making Noise in RF Receivers Simulate Real-World Signals with Signal Generators Noise is an unwanted signal. In communication systems, noise affects both transmitter and receiver performance. It degrades
More informationDesign and Simulation of PID Controller using FPGA
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X Design and Simulation of PID Controller using FPGA Ankur Dave PG Student Department
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationSpeech, music, images, and video are examples of analog signals. Each of these signals is characterized by its bandwidth, dynamic range, and the
Speech, music, images, and video are examples of analog signals. Each of these signals is characterized by its bandwidth, dynamic range, and the nature of the signal. For instance, in the case of audio
More informationA LOW-COST SOFTWARE-DEFINED TELEMETRY RECEIVER
A LOW-COST SOFTWARE-DEFINED TELEMETRY RECEIVER Michael Don U.S. Army Research Laboratory Aberdeen Proving Grounds, MD ABSTRACT The Army Research Laboratories has developed a PCM/FM telemetry receiver using
More informationDesign and Implementation of Modern Digital Controller for DC-DC Converters
Design and Implementation of Modern Digital Controller for DC-DC Converters S.Chithra 1, V. Devi Maheswaran 2 PG Student [Embedded Systems], Dept. of EEE, Rajalakshmi Engineering College, Chennai, Tamilnadu,
More informationDigital Signal Processing (DSP) Algorithms for CW/FMCW Portable Radar
Digital Signal Processing (DSP) Algorithms for CW/FMCW Portable Radar Muhammad Zeeshan Mumtaz, Ali Hanif, Ali Javed Hashmi National University of Sciences and Technology (NUST), Islamabad, Pakistan Abstract
More informationDECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE
DECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE Abstract The demand for new telecommunication services requiring higher capacities, data rates and different operating modes have
More informationADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION
98 Chapter-5 ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION 99 CHAPTER-5 Chapter 5: ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION S.No Name of the Sub-Title Page
More informationDESIGN OF INTELLIGENT PID CONTROLLER BASED ON PARTICLE SWARM OPTIMIZATION IN FPGA
DESIGN OF INTELLIGENT PID CONTROLLER BASED ON PARTICLE SWARM OPTIMIZATION IN FPGA S.Karthikeyan 1 Dr.P.Rameshbabu 2,Dr.B.Justus Robi 3 1 S.Karthikeyan, Research scholar JNTUK., Department of ECE, KVCET,Chennai
More informationRF and Microwave Test and Design Roadshow Cape Town & Midrand
RF and Microwave Test and Design Roadshow Cape Town & Midrand Advanced PXI Technologies Signal Recording, FPGA s, and Synchronization Philip Ehlers Outline Introduction to the PXI Architecture PXI Data
More informationLecture 15: Introduction to Mixers
EECS 142 Lecture 15: Introduction to Mixers Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture
More informationDigital Low Level RF for SESAME
Technical Sector Synchrotron-light for Experimental Science And Applications in the Middle East Subject : RF More specified area: Digital Low Level RF Date: 6/23/2010 Total Number of Pages: 11 Document
More informationExtending Vector Signal Analysis to 26.5 GHz with 20 MHz Information Bandwidth Product Note
H Extending Vector Signal Analysis to 26.5 GHz with 20 MHz Information Bandwidth Product Note 89400-13 The HP 89400 series vector signal analyzers provide unmatched signal analysis capabilities from traditional
More informationSampling. A Simple Technique to Visualize Sampling. Nyquist s Theorem and Sampling
Sampling Nyquist s Theorem and Sampling A Simple Technique to Visualize Sampling Before we look at SDR and its various implementations in embedded systems, we ll review a theorem fundamental to sampled
More informationDATA INTEGRATION MULTICARRIER REFLECTOMETRY SENSORS
Report for ECE 4910 Senior Project Design DATA INTEGRATION IN MULTICARRIER REFLECTOMETRY SENSORS Prepared by Afshin Edrissi Date: Apr 7, 2006 1-1 ABSTRACT Afshin Edrissi (Cynthia Furse), Department of
More informationSoftware Defined Radio: Enabling technologies and Applications
Mengduo Ma Cpr E 583 September 30, 2011 Software Defined Radio: Enabling technologies and Applications A Mini-Literature Survey Abstract The survey paper identifies the enabling technologies and research
More informationPresentation Outline. Advisors: Dr. In Soo Ahn Dr. Thomas L. Stewart. Team Members: Luke Vercimak Karl Weyeneth
Bradley University Department of Electrical and Computer Engineering Senior Capstone Project Proposal December 6 th, 2005 Team Members: Luke Vercimak Karl Weyeneth Advisors: Dr. In Soo Ahn Dr. Thomas L.
More informationUbiquitous Wireless Communication ~Possibility of Software Defined Radio~
1 Ubiquitous Wireless Communication ~Possibility of Software Defined Radio~ Yukitoshi Sanada Dept. of Electronics and Electrical Engineering Keio University 2 Outline Definition and background of software
More informationDesign and FPGA Implementation of an Adaptive Demodulator. Design and FPGA Implementation of an Adaptive Demodulator
Design and FPGA Implementation of an Adaptive Demodulator Sandeep Mukthavaram August 23, 1999 Thesis Defense for the Degree of Master of Science in Electrical Engineering Department of Electrical Engineering
More informationAddressing Challenges of Software Radio
Proceedings of the 5th WSEAS Int. Conf. on System Science and Simulation in Engineering, Tenerife, Canary Islands, Spain, December 6-8, 6 47 Addressing Challenges of Software Radio OLEG PANFILOV, RON HICLING,
More informationTU Dresden uses National Instruments Platform for 5G Research
TU Dresden uses National Instruments Platform for 5G Research Wireless consumers insatiable demand for bandwidth has spurred unprecedented levels of investment from public and private sectors to explore
More informationSoftware Design of Digital Receiver using FPGA
Software Design of Digital Receiver using FPGA G.C.Kudale 1, Dr.B.G.Patil 2, K. Aurobindo 3 1PG Student, Department of Electronics Engineering, Walchand College of Engineering, Sangli, Maharashtra, 2Associate
More informationAmplitude and Phase Distortions in MIMO and Diversity Systems
Amplitude and Phase Distortions in MIMO and Diversity Systems Christiane Kuhnert, Gerd Saala, Christian Waldschmidt, Werner Wiesbeck Institut für Höchstfrequenztechnik und Elektronik (IHE) Universität
More informationRF Receiver Hardware Design
RF Receiver Hardware Design Bill Sward bsward@rtlogic.com February 18, 2011 Topics Customer Requirements Communication link environment Performance Parameters/Metrics Frequency Conversion Architectures
More informationSpectraTronix C700. Modular Test & Development Platform. Ideal Solution for Cognitive Radio, DSP, Wireless Communications & Massive MIMO Applications
SpectraTronix C700 Modular Test & Development Platform Ideal Solution for Cognitive Radio, DSP, Wireless Communications & Massive MIMO Applications Design, Test, Verify & Prototype All with the same tool
More informationChapter 4. Part 2(a) Digital Modulation Techniques
Chapter 4 Part 2(a) Digital Modulation Techniques Overview Digital Modulation techniques Bandpass data transmission Amplitude Shift Keying (ASK) Phase Shift Keying (PSK) Frequency Shift Keying (FSK) Quadrature
More informationScalable Front-End Digital Signal Processing for a Phased Array Radar Demonstrator. International Radar Symposium 2012 Warsaw, 24 May 2012
Scalable Front-End Digital Signal Processing for a Phased Array Radar Demonstrator F. Winterstein, G. Sessler, M. Montagna, M. Mendijur, G. Dauron, PM. Besso International Radar Symposium 2012 Warsaw,
More informationComputer Logical Design Laboratory
Division of Computer Engineering Computer Logical Design Laboratory Tsuneo Tsukahara Professor Tsuneo Tsukahara: Yukihide Kohira Senior Associate Professor Yu Nakajima Research Assistant Software-Defined
More informationELT Radio Architectures and Signal Processing. Motivation, Some Background & Scope
Introduction ELT-44007/Intro/1 ELT-44007 Radio Architectures and Signal Processing Motivation, Some Background & Scope Markku Renfors Department of Electronics and Communications Engineering Tampere University
More informationResearch Article Design and Simulation of a Fully Digitized GNSS Receiver Front-End
Discrete Dynamics in Nature and Society Volume 211, Article ID 329535, 11 pages doi:1.1155/211/329535 Research Article Design and Simulation of a Fully Digitized GNSS Receiver Front-End Yuan Yu, Qing Chang,
More informationMixed-Signal Simulation of Digitally Controlled Switching Converters
Mixed-Signal Simulation of Digitally Controlled Switching Converters Aleksandar Prodić and Dragan Maksimović Colorado Power Electronics Center Department of Electrical and Computer Engineering University
More informationSOQPSK Software Defined Radio
SOQPSK Software Defined Radio Item Type text; Proceedings Authors Nash, Christopher; Hogstrom, Christopher Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationDSP Based Corrections of Analog Components in Digital Receivers
fred harris DSP Based Corrections of Analog Components in Digital Receivers IEEE Communications, Signal Processing, and Vehicular Technology Chapters Coastal Los Angeles Section 24-April 2008 It s all
More informationMerging Propagation Physics, Theory and Hardware in Wireless. Ada Poon
HKUST January 3, 2007 Merging Propagation Physics, Theory and Hardware in Wireless Ada Poon University of Illinois at Urbana-Champaign Outline Multiple-antenna (MIMO) channels Human body wireless channels
More informationFrequency Offset Compensation In OFDM System Using Neural Network
Frequency Offset Compensation In OFDM System Using Neural Network Rachana P. Borghate 1, Suvarna K. Gosavi 2 Lecturer, Dept. of ETRX, Rajiv Gandhi college of Engg, Nagpur, Maharashtra, India 1 Lecturer,
More informationReal-Time Digital Down-Conversion with Equalization
Real-Time Digital Down-Conversion with Equalization February 20, 2019 By Alexander Taratorin, Anatoli Stein, Valeriy Serebryanskiy and Lauri Viitas DOWN CONVERSION PRINCIPLE Down conversion is basic operation
More information2015 The MathWorks, Inc. 1
2015 The MathWorks, Inc. 1 What s Behind 5G Wireless Communications? 서기환과장 2015 The MathWorks, Inc. 2 Agenda 5G goals and requirements Modeling and simulating key 5G technologies Release 15: Enhanced Mobile
More informationBehavioral Modeling and Digital Predistortion of Radio Frequency Power Amplifiers
Signal Processing and Speech Communication Laboratory 1 / 20 Behavioral Modeling and Digital Predistortion of Radio Frequency Power Amplifiers Harald Enzinger PhD Defense 06.03.2018 u www.spsc.tugraz.at
More informationAn Adaptive Multimode Modulation Modem for Point to Multipoint Broadband Radio
An Adaptive Multimode Modulation Modem for Point to Multipoint Broadband Radio Hardy Halbauer, Marco Tomsu Alcatel Research and Innovation, Holderaeckerstrasse 35, D 7499 Stuttgart,Germany Phone.: +49
More informationPerformance Evaluation of Wireless Communication System Employing DWT-OFDM using Simulink Model
Performance Evaluation of Wireless Communication System Employing DWT-OFDM using Simulink Model M. Prem Anand 1 Rudrashish Roy 2 1 Assistant Professor 2 M.E Student 1,2 Department of Electronics & Communication
More informationEE470 Electronic Communication Theory Exam II
EE470 Electronic Communication Theory Exam II Open text, closed notes. For partial credit, you must show all formulas in symbolic form and you must work neatly!!! Date: November 6, 2013 Name: 1. [16%]
More informationMehmet SÖNMEZ and Ayhan AKBAL* Electrical-Electronic Engineering, Firat University, Elazig, Turkey. Accepted 17 August, 2012
Vol. 8(34), pp. 1658-1669, 11 September, 2013 DOI 10.5897/SRE12.171 ISSN 1992-2248 2013 Academic Journals http://www.academicjournals.org/sre Scientific Research and Essays Full Length Research Paper Field-programmable
More informationINTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY
INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK EFFICIENT IMPLEMENTATION AND ANALYSIS OF OFDM USING FPGA PROF. H. M. RAUT 1, DR.
More informationTelemeasured Performances of a DSP based CDMA Software Defined Radio
Telemeasured Performances of a DSP based CDMA Software Defined Radio Abstract Marco Bagnolini, Cristian Alvisi, Alberto Roversi, Andrea Conti, Davide Dardari and Oreste Andrisano A tele-measurement experience
More informationChapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design
Chapter 6 Case Study: 2.4-GHz Direct Conversion Receiver The chapter presents a 0.25-µm CMOS receiver front-end designed for 2.4-GHz direct conversion RF transceiver and demonstrates the necessity and
More informationMIMO RFIC Test Architectures
MIMO RFIC Test Architectures Christopher D. Ziomek and Matthew T. Hunter ZTEC Instruments, Inc. Abstract This paper discusses the practical constraints of testing Radio Frequency Integrated Circuit (RFIC)
More informationBPSK System on Spartan 3E FPGA
INTERNATIONAL JOURNAL OF INNOVATIVE TECHNOLOGIES, VOL. 02, ISSUE 02, FEB 2014 ISSN 2321 8665 BPSK System on Spartan 3E FPGA MICHAL JON 1 M.S. California university, Email:santhoshini33@gmail.com. ABSTRACT-
More informationA Comparative Analysis between Homodyne and Heterodyne Receiver Architecture Md Sarwar Hossain * & Muhammad Sajjad Hussain **
A Comparative Analysis between Homodyne and Heterodyne Receiver Architecture Manarat International University Studies, 2 (1): 152-157, December 2011 ISSN 1815-6754 @ Manarat International University, 2011
More informationDIRECT UP-CONVERSION USING AN FPGA-BASED POLYPHASE MODEM
DIRECT UP-CONVERSION USING AN FPGA-BASED POLYPHASE MODEM Rob Pelt Altera Corporation 101 Innovation Drive San Jose, California, USA 95134 rpelt@altera.com 1. ABSTRACT Performance requirements for broadband
More informationELEN 701 RF & Microwave Systems Engineering. Lecture 2 September 27, 2006 Dr. Michael Thorburn Santa Clara University
ELEN 701 RF & Microwave Systems Engineering Lecture 2 September 27, 2006 Dr. Michael Thorburn Santa Clara University Lecture 2 Radio Architecture and Design Considerations, Part I Architecture Superheterodyne
More informationBlock Diagram. i_in. q_in (optional) clk. 0 < seed < use both ports i_in and q_in
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core -bit signed input samples gain seed 32 dithering use_complex Accepts either complex (I/Q) or real input samples Programmable
More informationDo You Know Where Your Radios Are? Phase-Comparison Direction Finding
Do You Know Where Your Radios Are? Phase-Comparison Direction Finding Remember jumping on a trampoline as a child and stealing the bounce of a friend? A perfectly timed jump would create the destructive
More informationDesign and Implementation of a Digital Image Processor for Image Enhancement Techniques using Verilog Hardware Description Language
Design and Implementation of a Digital Image Processor for Image Enhancement Techniques using Verilog Hardware Description Language DhirajR. Gawhane, Karri Babu Ravi Teja, AbhilashS. Warrier, AkshayS.
More informationEFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK
EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK Vikas Gupta 1, K. Khare 2 and R. P. Singh 2 1 Department of Electronics and Telecommunication, Vidyavardhani s College
More informationA 65nm CMOS RF Front End dedicated to Software Radio in Mobile Terminals
A 65nm CMOS RF Front End dedicated to Software Radio in Mobile Terminals F. Rivet, Y. Deval, D. Dallet, JB Bégueret, D. Belot IMS Laboratory, Université de Bordeaux, Talence, France STMicroelectronics,
More informationPresentation Outline. Advisors: Dr. In Soo Ahn Dr. Thomas L. Stewart. Team Members: Luke Vercimak Karl Weyeneth. Karl. Luke
Bradley University Department of Electrical and Computer Engineering Senior Capstone Project Presentation May 2nd, 2006 Team Members: Luke Vercimak Karl Weyeneth Advisors: Dr. In Soo Ahn Dr. Thomas L.
More informationReconfigurable Low-Power Continuous-Time Sigma-Delta Converter for Multi- Standard Applications
ECEN-60: Mixed-Signal Interfaces Instructor: Sebastian Hoyos ASSIGNMENT 6 Reconfigurable Low-Power Continuous-Time Sigma-Delta Converter for Multi- Standard Applications ) Please use SIMULINK to design
More informationHigh Speed & High Frequency based Digital Up/Down Converter for WCDMA System
High Speed & High Frequency based Digital Up/Down Converter for WCDMA System Arun Raj S.R Department of Electronics & Communication Engineering University B.D.T College of Engineering Davangere-Karnataka,
More informationBPSK Modulation and Demodulation Scheme on Spartan-3 FPGA
BPSK Modulation and Demodulation Scheme on Spartan-3 FPGA Mr. Pratik A. Bhore 1, Miss. Mamta Sarde 2 pbhore3@gmail.com1, mmsarde@gmail.com2 Department of Electronics & Communication Engineering Abha Gaikwad-Patil
More informationInternational Journal of Advanced Research in Computer Science and Software Engineering
Volume 3, Issue 1, January 2013 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Design of Digital
More information