IR2153/IR2153D SELF-OSCILLATING HALF-BRIDGE DRIVER. Features. Product Summary. Packages. Description. Typical Connections

Transcription

1 Features Floating channel designed for bootstrap operation Fully operational to 600V Tolerant to negative transient voltage dv/dt immune Undervoltage lockout Programmable oscillator frequency 1 f = 1.4 ( 75 Ω) C Matched propagation delay for both channels Micropower supply startup current of 90 µa. Shutdown function turns off both channels Low side output in phase with T I2153D has built in bootstrap diode Description T The I2153/I2153D is a high voltage, high speed, selfoscillating power MOSFET and IGBT driver with both high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The front end features a programmable oscillator which is similar to the 555 timer. The output drivers feature a high pulse current buffer stage and an internal deadtime designed for minimum driver crossconduction. Propagation delays for the two channels are T Data Sheet No. PD6.062G I2153/I2153D SELFOSCILLATING HALFBIDGE DIVE Product Summary V OFFSET 600V max. Duty Cycle 50% I O / 200 ma / 400 ma V clamp 15.6V Deadtime (typ.) 1.2 µs Packages matched to simplify use in 50% duty cycle applications. The floating channel can be used to drive an N channel power MOSFET or IGBT in the high side configuration that operates off a high voltage rail up to 600 volts. In I2153D a bootstrap diode is included. I2153 Typical Connections 600V MAX I2153D 600V MAX VCC VB VCC VB T VS T VS CT CT Shutdown Shutdown

2 Absolute Maximum atings Absolute Maximum atings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to. The Thermal esistance and Power Dissipation ratings are measured under board mounted and still air conditions. Value Symbol Definition Min. Max. Units V B High Side Floating Supply Voltage V S High Side Floating Supply Offset Voltage V B 25 V B 0.3 V High Side Floating Output Voltage V S 0.3 V B 0.3 V Low Side Output Voltage 0.3 V CC 0.3 V T T Voltage 0.3 V CC 0.3 V CT C T Voltage 0.3 V CC 0.3 I CC Supply Current (Note 1) 25 I T T Output Current 5 5 dv s /dt Allowable Offset Supply Voltage Transient 50 V/ns P D Package Power T A 25 C (8 Lead DIP) 1.0 (8 Lead SOIC) th JA Thermal esistance, Junction to Ambient (8 Lead DIP) 125 (8 Lead SOIC) 200 T J Junction Temperature 150 T S Storage Temperature C T L Lead Temperature (Soldering, 10 seconds) 300 ecommended Operating Conditions The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V S offset rating is tested with all supplies biased at 15V differential. Value Symbol Definition Min. Max. Units V B High Side Floating Supply Absolute Voltage V S 10 V S 20 V S High Side Floating Supply Offset Voltage 600 V High Side Floating Output Voltage V S V B V Low Side Output Voltage 0 V CC I CC Supply Current (Note 1) 5 ma T A Ambient Temperature C V ma W C/W V Note 1: Because of the I2153 s application specificity toward offline supply systems, this IC contains a zener clamp structure between the chip V CC and which has a nominal breakdown voltage of 15.6V. Therefore, the IC supply voltage is normally derived by forcing current into the supply lead (typically by means of a high value resistor connected between the chip V CC and the rectified line voltage and a local decoupling capacitor from V CC to ) and allowing the internal zener clamp circuit to determine the nominal supply voltage. Therefore, this circuit should not be driven by a DC, low impedance power source of greater than V CLAMP. 2

3 Dynamic Electrical Characteristics V BIAS (V CC, V BS ) = 12V, C L = 1000 pf and T A = 25 C unless otherwise specified. Value Symbol Definition Min. Typ. Max. Units Test Conditions t r TurnOn ise Time 80 t f TurnOff Fall Time 35 ns t sd Shutdown Propagation Delay 660 DT Deadtime 1.2 µs D T Duty Cycle 50 % Static Electrical Characteristics V BIAS (V CC, V BS ) = 12V, C L = 1000 pf, C T = 1 nf and T A = 25 C unless otherwise specified. The V IN, V TH and I IN parameters are referenced to. The V O and I O parameters are referenced to and are applicable to the respective output leads: or. Value Symbol Definition Min. Typ. Max. Units Test Conditions f OSC Oscillator Frequency 20.0 T = 35.7 kω khz 100 T = 7.04 kω V CLAMP V CC Zener Shunt Clamp Voltage 15.6 I CC = 5 ma V CT 2/3 V CC Threshold 8.0 V CT 1/3 V CC Threshold 4.0 V V CTSD C T shutdown Input Threshold 2.2 V T T High Level Output Voltage, V CC T I T = 100 µa I T = 1 ma V T T Low Level Output Voltage I T = 100 µa I T = 1 ma mv V OH High Level Output Voltage, V BIAS V O 100 I O = 0A V OL Low Level Output Voltage, V O 100 I O = 0A I LK Offset Supply Leakage Current 50 V B = V S = 600V I BS uiescent V BS Supply Current 10 I CCUV Micropower V CC Supply Startup Current 90 µa V CC < V CCUV I CC uiescent V CC Supply Current 400 V CC > V CCUV I CT C T Input Current V CCUV V CC Supply Undervoltage Positive Going 9.0 Threshold V V CCUV V CC Supply Undervoltage Negative Going 8.0 Threshold V CCUVH V CC Supply Undervoltage Lockout Hysteresis 1.0 V I O Output High Short Circuit Pulsed Current 200 ma V O = 0V I O Output Low Short Circuit Pulsed Current 400 V O = 15V 3

4 Functional Block Diagram for I2153 T V B HV LEVEL SHIFT PULSE FILTE S /2 S DEAD TIME PULSE GEN V S V CC C T /2 GIC DEAD TIME DELAY 15.6V UV DETECT Functional Block Diagram for I2153D T V B HV LEVEL SHIFT PULSE FILTE S /2 S DEAD TIME PULSE GEN D1 V S V CC C T /2 GIC DEAD TIME DELAY 15.6V UV DETECT NOTE: The D1 is a separate die. 4

5 Lead Definitions Lead Symbol Description T C T V B V S V CC Oscillator timing resistor input,in phase with for normal IC operation Oscillator timing capacitor input, the oscillator frequency according to the following equation: 1 f = 1.4 (T 75 Ω) CT where 75Ω is the effective impedance of the T output stage High side floating supply High side gate drive output High side floating supply return Low side and logic fixed supply Low side gate drive output Low side return Lead Assignments 8 Lead DIP SO8 I2153/I2153D I2153S NOTE: The I2153D is offered in 8 lead DIP only. 5

6 Device Information Process & Design ule HVDCMOS 4.0 µm Transistor Count 231 Die Size 68 X 101 X 26 (mil) Die Outline Thickness of Gate Oxide 800Å Connections Material Poly Silicon First Width 5 µm Layer Spacing 6 µm Thickness 5000Å Material Al Si Cu (Si: 1.0%, Cu: 0.5%) Second Width 6 µm Layer Spacing 9 µm Thickness 20,000Å Contact Hole Dimension 5 µm X 5 µm Insulation Layer Material PSG (SiO 2 ) Thickness 1.7 µm Passivation Material PSG (SiO 2 ) Thickness 1.7 µm Method of Saw Full Cut Method of Die Bond Ablebond 84 1 Wire Bond Method Thermo Sonic Material Au (1.0 mil / 1.3 mil) Leadframe Material Cu Die Area Ag Lead Plating Pb : Sn (37 : 63) Package Types 8 Lead PDIP / SO8 Materials EME6300 / MP150 / MP190 emarks: 6

7 V CCUV V CLAMP V CC T C T Figure 1. Input/Output Timing Diagram Figure 2. Switching Time Waveform Definitions Figure 3. Deadtime Waveform Definitions 7

8 8 Lead DIP INCHES MILLIMETES DIM MIN MAX MIN MAX A A B C D E e.050 BASIC 1.27 BASIC e1.025 BASIC BASIC H K L θ SO8 8

9 WOLD HEADUATES: 233 Kansas St., El Segundo, California 90245, Tel: (310) EUOPEAN HEADUATES: Hurst Green, Oxted, Surrey H8 9BB, UK Tel: I CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3 2Z8, Tel: (905) I GEMANY: Saalburgstrasse 157, Bad Homburg Tel: I ITALY: Via Liguria 49, Borgaro, Torino Tel: I FA EAST: 171 (K&H Bldg.), 304 Nishiikebukuro 3Chome, Toshimaku, Tokyo Japan Tel: I SOUTHEAST ASIA: 315 Outram oad, #1002 Tan Boon Liat Building, Singapore 0316 Tel: Data and specifications subject to change without notice. 1/97 9