MSTM-S3-T2 Stratum 3 Timing Module
|
|
- Jessica Kelley
- 6 years ago
- Views:
Transcription
1 MSTM-S3-T2 Stratum 3 Timing Module 2111 Comprehensive Drive Aurora, Illinois Phone: Fax: Application The Connor-Winfield MSTM-S3-T2 Simplified Control Timing Module acts as a complete system clock module for Stratum 3 timing applications in accordance with GR- 1244, Issue 2 and GR-253, Issue 3. Connor Winfield s Stratum 3 timing modules helps reduce the cost of your design by minimizing your development time and maximizing your control of the system clock with our simplified design. Features 5V Miniature Timing Module Redundant 8kHz References 40 sec., Filtered, Hold Over History.37 ppm Hold Over During Initial 24 Hours 4.6 ppm Free Run Accuracy Hitless Reference Switching Bulletin TM053 Page 1 of 20 Revision 00 Date 14 MAY 03 Issued By MBatts
2 General Description The Connor-Winfield Stratum 3 Simplified Control Timing Module acts as a complete system clock module for general Stratum 3 timing applications. Full external control input allows for selection and monitoring of any of four possible operating states: 1) Holdover, 2) External Reference #1, 3) External Reference #2, and 4) Free Run. Table #1 illustrates the control signal inputs and corresponding operational states. In the absence of External Control Inputs (A,B), the MSTM enters the Free Run mode and signals an External Alarm. The MSTM will enter other operating modes upon application of a proper control signal. Mode 1 operation (A=1, B=0) results in an output signal that is phase locked to the External Reference Input #1. Mode 2 operation (A=0, B=1) results in an output signal that is phase locked to External Reference Input #2. Holdover mode operation (A=1, B=1) results in an output signal at or near the frequency as determined by the latest (last) lockedsignal input values and the holdover performance of the MSTM. Free Run mode operation (A=0, B=0) is a guaranteed output of 4.6 ppm of the nominal frequency. Alarm signals are generated at the Alarm Output during Holdover and Free Run operation. Alarm Signals are also generated by loss-of-lock, loss of Reference, and by a Tune-Limit indication from the PLL. A Tune-Limit alarm signal indicates that the OCXO tuning voltage is approaching within % the limits of its lock capability and that the External Reference Input may be erroneous. A high level indicates an alarm condition. Real-time indication of the operational mode is available at unique operating mode outputs on pins 1-4. Control loop 0.1 Hz filters effectively attenuate any reference jitter, smooth out phase transients, comply with wander transfer and jitter tolerances. Functional Block Diagram Figure 1 CNTL A CNTL B Ex Ref 1 Ex Ref 2 Mode Control Reference Select DAC Filters Tuning Voltage Monitor Free Run Ref 1 Ref 2 Holdover Phase Comparator DAC FIFO PLL TVL PLL TVL Free Run Holdover LOL/LOR Stratum 3 OCXO Stratum 3 TCXO Alarm Out SYNC_OUT CLK_OUT Table 1 Function Control Table CNTL CNTL Operational Ref 1 Ref 2 Hold Over Free Run PLL_TVL Alarm Out A B Mode 0 0 Free Run (Default Mode) External Normal Reference Tune Limit #1 LOR + LOL External Normal Reference Tune Limit #2 LOR + LOL Hold Over Absolute Maximum Rating Table 2 Symbol Parameter Minimum Nominal Maximum Units Notes V CC Power Supply Voltage Volts 1.0 V I Input Voltage -0.5 V CC Volts 1.0 T s Storage Temperature deg. C 1.0 Data Sheet #: TM053 Page 2 of 20 Rev: 00 Date: 5 / 14 / 03
3 Recommended Operating Conditions Table 3 Symbol Parameter Minimum Nominal Maximum Units Notes V cc Power supply voltage Volts V IH High level input voltage - TTL 2.0 V CC Volts V IL Low level input voltage - TTL Volts t IN Input signal transition - TTL 250 ns C IN Input capacitance 15 pf V OH High level output voltage, Volts 2.0 I OH = -4.0mA, V CC = min. V OL Low level output voltage, 0.4 Volts I OL = 12.0 ma, V CC = min. t TRANS Clock out transition time 4.0 ns t PULSE 8kHz input reference pulse 30 ns width( positive or negative) T OP Operating temperature 0 70 C Specifications Table 4 Parameter Specifications Notes Frequency Range (SYNC_OUT) 8 khz to 125 MHz Frequency Range (CLK_OUT) 8 khz to MHz Supply Current 250 ma typical, 400 ma during warm-up (Maximum) Timing Reference Inputs Dual 8 khz references 3.0 Jitter, Wander and Phase Transient Tolerances GR-1244-CORE , GR-253-CORE Wander Generation GR-1244-CORE 5.3, GR-253-CORE Wander Transfer GR-1244-CORE 5.4 Jitter Generation GR-1244-CORE 5.5, GR-253-CORE Jitter Transfer GR-1244-CORE 5.5, GR-253-CORE Phase Transients GR-1244-CORE 5.6, GR-253-CORE Free Run Accuracy 4.6 ppm over T OP Hold Over Stability ±0.37 ppm for initial 24 hrs 4.0 Initial Offset ±0.05 ppm Temperature ±0.28 ppm Drift ±0.04 ppm Maximum Hold Over History 40 seconds Pull-in/ Hold-in Range ±4.6 ppm minimum 5.0 Lock Time <0 sec. PLL_TVL Alarm Limit Extreme % ranges of Pull-in/Hold-in Range NOTES: 1.0: Stresses beyond those listed under Absolute Maximum Rating may cause damage to the device. Operation beyond Recommended Conditions is not implied. 2.0: Logic is 3.3V CMOS 3.0 GR-1244-CORE : Hold Over stability is the cumulative fractional frequency offset as described by GR-1244-CORE, : Pull-in Range is the maximum frequency deviation from nominal clock rate on the reference inputs to the timing module that can be overcome to pull into synchronization with the reference Data Sheet #: TM053 Page 3 of 20 Rev: 00 Date: 5 / 14 / 03
4 Table 5 Pin # Connection Description Pin Description 1 HOLD OVER Indicator output. High output when Hold Over mode is selected by control pins. 2 REF 1 Indicator output. High output when Ref 1 mode is selected by control pins. 3 REF 2 Indicator output. High output when Ref 2 mode is selected by control pins. 4 FREE RUN Indicator output. High output when Free Run mode is selected by control pins. 5 GND Ground 6 ALARM _OUT Alarm output. High output if module is in Free Run, or Hold Over, or LOR, or LOL, or PLL_TVL mode. 7 CNTL A Mode control input 8 CNTL B Mode control input 9 PLL_TVL Tuning Voltage Limit alarm output. High output when Sync_Out is near the extreme % ranges of the Pull-in/Hold-in range. GND Ground 11 SYNC_OUT Primary timing output signal. Signal is synchronized to reference. 12 GND Ground 13 CLK_OUT Stratum 3 TCXO output (non-synchronized output, Frequency = SYNC_OUT) 14 GND Ground 15 EX_REF_2 External Input Reference #2 16 GND Ground 17 EX_REF_1 External Input Reference #1 18 V CC +5V dc supply Typical Application Figure 2 BITS System Signal Input Select #1 #N MUX Y Timing Card #1 CW s STM/MSTM module Line Card #1 CW s SCG 2500/4500 Clockout S RCV #1 #N MUX Y Timing Card #2 CW s STM/MSTM module Line Card #N CW s SCG 2500/4500 Clockout S RCV System Select Data Sheet #: TM053 Page 4 of 20 Rev: 00 Date: 5 / 14 / 03
5 1.0 E E-9.0 E E-9 1.0E E-9.0 E-9 1.0E -9 TDEV GR1244-Fig5.1 GR1244-Fig5-3 Sample MT IE Data for STM-S3/MSTM-S3 Sample Wander Generation (TDEV) for S T M/MS TM -S 3 Typic al respo ns e seco nd te st - Jit ter ap plied (2 Hz) re f da te A P R kdh T ypical resp on se seco nd test - J itte r applie d ( 2 H z) re f date APR kd h 0.0E-3 1.0E +0.0 E+0 0.0E+0 1.0E +3.0E+3 Observation Time (s) 0.0 E-12.0 E-3 0.0E-3 1.0E +0.0 E+0 0.0E+0 1.0E +3 Copyright Co nno r-w infie ld a lllrig h ts re s e rv e d Integ ration Time (se c) MTIE M as k (A ) M as k (B ) Mas k GR Copyright C o nno r- Winf ie ld a ll rig hts re s e rv e d Typical Module Test Setup Figure 3 Vcc Stratum 1 Reference 1 - Hold Over 5 Vdc Ref Ref Free Run Ext. Ref 1-17 Gnd - 16 Ext. Ref khz Stratum 1 Traceable Signal Vcc 5 - Gnd 6 - Alarm Out 7 - Cntl A 8 - Cntl B Gnd - 14 Clk_Out - 13 Gnd - 12 Sync_Out - 11 Probe Probe Oscilloscope Frequency Counter MHz 9 - PLL_TVL Gnd - Top View Probe Probe Oscilloscope Frequency Counter Typical System Test Setup Figure 4 This device supplies system time information. It can be thought of as supplying "absolute time" reference information GPS or LORAN Timing Source Possible Choices Include Stanford Research Model: FS700 Truetime Model XXX MHz MTI E (s Target System Under Test External Reference Input MHz External Reference Input Arbitrary Waveform Generator Arbitrary Waveform Generator [Noise Source] DS1 rate RZ (1.544 MHz), E1 rate RZ or 8 khz clock RZ with noise modulation Noise Modulation Input Clock or BITS logic level clock input (TTL, CMOS, etc.) Timing Card Line Card Timing Card OC-3 Line Card OC-12 Line Card OC-48 Line Card DS-1 Line Card TD EV (se c Standards Compliance Documents MTIE, TDEV, Wander Transfer, and Wander Generation Plots DS1 rate [1.544 MHz] BITS Bipolar MHz Time-stamped ensemble based on absolute time reference (MHz input) MHz Tektronix SJ300E DS-1, OC-3, OC-12 electrical or optical signals External Reference HP533A Input Modulation Analyzer / Time Interval Analyzer Phase Error data output External Reference Input TEKTRONIX SJ300E Wander Analyzer data (IEEE-488) IEEE-488 Controller Platform for software HP 53305A Phase Analyzer HP E1748A Sync Measurement Tektronix Wander Analyzer Data Sheet #: TM053 Page 5 of 20 Rev: 00 Date: 5 / 14 / 03
6 MSTM-S3-T2 Typical Current Draw Figure Current (Amps) Time (sec) MSTM-S3-T2 Typical Phase Noise Plot Figure 6 Data Sheet #: TM053 Page 6 of 20 Rev: 00 Date: 5 / 14 / 03
7 MSTM-S3-T2 Typical Phase Gain Figure Phase Gain (db) Reference Modulation Frequency (Hz) MSTM-S3-T2 Typical Hold Over Stability over Temperature Figure Frequency Offset (ppb) Temperature (C ) Data Sheet #: TM053 Page 7 of 20 Rev: 00 Date: 5 / 14 / 03
8 Typical Wander Generation MTIE Figure 9 00 GR1244, Fig 5-5 GR253, Fig 5-17 Jittered Reference Pristine Reference Temperature Stressed Reference 0 MTIE (ns) Observation Time (sec.) Typical Wander Generation TDEV Figure 0 GR1244, Fig 5-4 & GR253, Fig 5-18 Jittered Refe re nce Pristine Reference Temperature Stressed Reference TDEV (ns) Integration Time (sec.) Data Sheet #: TM053 Page 8 of 20 Rev: 00 Date: 5 / 14 / 03
9 Typical Calibrated Wander Transfer TDEV Figure TDEV (ns) 0 TDEV (ns) GR1244, Fig Integratio n T im e (S e c.) Typical Reference Switch MTIE Figure GR1244, Fig 5-7, Stratum 2/3E GR1244, Fig 5-7, Stratum 3/4E GR-253, Fig. 5-19, Requirement MTIE (ns) 00 MTIE (ns) Observation Time (sec) Data Sheet #: TM053 Page 9 of 20 Rev: 00 Date: 5 / 14 / 03
10 Typical Entry Into Hold Over MTIE Figure MT 0 GR-1244 Objective, Fig. 5-8 GR-1244 Requirement, Fig. 5-8 GR-253, Fig. 5-19, Requirement Typical MTIE Observation Time (seconds) Typical Return from Hold Over MTIE Figure M T IE (n 0 G R R equire m e n t, F ig. 5-7 G R -253, Fig. 5-19, R equirem ent TypicalM T IE O bservation Tim e (sec.) Data Sheet #: TM053 Page of 20 Rev: 00 Date: 5 / 14 / 03
11 Typical 1us Phase Transient TIE Figure TIE (ns) Time (sec) Typical Phase Transient MTIE Figure MT 0 GR-253, Fig. 5-19, Requirem ent MTIE (ns) Observation Time (sec) Data Sheet #: TM053 Page 11 of 20 Rev: 00 Date: 5 / 14 / 03
12 MSTM-S3-T2 Mode Indicator Delay Figure 17 Change in Operational Mode Operational Mode Indicator t m 40 µsec < t m < 0 µsec Tuning Voltage Limit Alarm Timing Diagram Figure 18 TVL Limit High Frequency Sync_Out (Nominal Frequency) TVL Limit Low Frequency TVL Alarm & Alarm Out t 0 < t < 1sec *The DAC is updated only when the output changes level. The maximum update rate is 8 khz Data Sheet #: TM053 Page 12 of 20 Rev: 00 Date: 5 / 14 / 03
13 Loss of Reference Timing Diagram Figure 19 External Reference Input Alarm ton A toff A 50 µsec < taon < 250 µsec 1 sec < t off < 2 sec A *Drawing is not to scale Solder Clearance Figure " MAX..020".030" PIN LAND ALL SOLDER AND/OR WIRE TAGS SHALL NOT EXTEND MORE THAN.020" BELOW PC BOARD BOTTOM SURFACE Data Sheet #: TM053 Page 13 of 20 Rev: 00 Date: 5 / 14 / 03
14 Data Sheet #: TM053 Page 14 of 20 Rev: 00 Date: 5 / 14 / 03
15 MECHANICAL OUTLINE: The mechanical outline of the MSTM-S3-IP is shown in Figure 23. The board space required is x (max). The pins are.040 in diameter and are.160 (max) in length. The unit is spaced off the PCB by.035 (max) shoulders on the pins. Due to the height of the device it is recommended to have heat sensitive devices away where the air flow might not be blocked. PAD ARRAY AND PAD SPACING: The pins are arranged in a dual-in-line configuration as shown in Figure 16. There is.2 space between the pins in-line and each line is separated by 1.6. See Figures 21 & 23 and Table 6. PAD CONSTRUCTION: The recommended pad construction is shown in Figure 21. For the pin diameter of.040 a hole diameter of.055 is suggested for ease of insertion and rework. A pad diameter of.150 is also suggested for support. This leaves a spacing of.050 between the pads which is sufficient for most signal lines to pass through. SOLDER MASK: A solder mask is recommended to cover most the top pad to avoid excessive solder underneath the shoulder of the pin to avoid rework damage. See Table 6 and Figure 22. VIA KEEP OUT AREA: It is recommended that there be no vias or feed throughs underneath the main body of the module between the pins. It is suggested that the traces in this area be kept to a minimum and protected by a layer of solder mask. See Figure 21. GROUND AND POWER SUPPLY LINES: Power specifications will vary depending primarily on the temperature range. At wider temperature ranges starting at 0 to 70 deg. C., an ovenized oscillator, OCXO, will be incorporated. The turn-on current for an OCXO requires a peak current of about.4a for about a minute. The steady state current will the vary from ma depending on the temperature. It is suggested to plan for the peak current in the power and ground traces pin 18 and pin 5. The other four ground pins, 12, 14, and 16 are intended for signal grounds. POWER SUPPLY REGULATION: Good power supply regulation is recommended for the MSTM-S3-T2 The internal oscillators are regulated to operate from volts. Large jumps within this range may still produce varying degrees of wander. If the host system is subject to large voltage jumps due to hot-swapping and the like, it is suggested that there be some form of external regulation such as a DC/DC converter. SOLDERING RECOMMENDATIONS: Due to the sensitive nature of this part, hand soldering of the pins is recommended after reflow processes. WASHING RECOMMENDATIONS: The MSTM-S3-T2 is not in a hermetic enclosure. It is recommended that the leads be hand cleaned after soldering. Do not completely immerse the module. MODULE BAKEOUT: Do not bakeout the MSTM-S3-T2 Data Sheet #: TM053 Page 15 of 20 Rev: 00 Date: 5 / 14 / 03
16 Recommended Footprint Dimensions Figure 21 Characteristic Measurements Table 6 Characteristic Item Measurement (inches) Pad to Pad Spacing Solder pad top O.D Solder pad top I.D Solder pad bottom O.D Solder pad bottom I.D Solder mask top dia Solder mask bottom dia Pin row to row spacing Side Assembly View Figure 22 TOP SIDE SOLDER RESIST (OVER PAD) PCB BOTTOM SIDE SOLDER RESIST (UP TO PAD) SIDE VIEW Data Sheet #: TM053 Page 16 of 20 Rev: 00 Date: 5 / 14 / 03
17 Package Dimensions Figure 23 J H "A-A" L M K F B DETAIL "A-A" D E C A PIN 1 G (16) A (MAX) B (MAX) C (MAX) D E F G H (MAX) J (MAX) K (MAX) L M (50.93) (50.93) (15.06) (40.64) (5.08 (5.08) (5.08) (4.06) (0.76) (3.18) (1.98) (1.02) DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS Data Sheet #: TM053 Page 17 of 20 Rev: 00 Date: 5 / 14 / 03
18 Data Sheet #: TM053 Page 18 of 20 Rev: 00 Date: 5 / 14 / 03
19 Data Sheet #: TM053 Page 19 of 20 Rev: 00 Date: 5 / 14 / 03
20 2111 Comprehensive Drive Aurora, Illinois Phone: Fax: Revision Revision Date Note 00 5/14/03 Final Release
MSTM-SEC1 Simplified Control Timing Module
MSTM-SEC1 Simplified Control Timing Module 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851-4722 Fax: 630-851- 5040 www.conwin.com US Headquarters: 630-851-4722 European Headquarters: +353-62-472221
More informationStratum 3 Simplified Control Timing Modules (MSTM-S3-T2NC)
DESCRIPTION The Connor-Winfield Stratum 3 Miniature Simplified Control Timing Module acts as a complete system clock module for general Stratum 3 timing applications. The MSTM is designed for external
More informationSCG4000 V3.0 Series Synchronous Clock Generators
SCG4000 V3.0 Series Synchronous Clock Generators PLL 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851-4722 Fax: 630-851- 5040 www.conwin.com Bulletin SG031 Page 1 of 12 Revision 01 Date 30
More informationStratum 3 Simplified Control Timing Modules (MSTM-S3-T2-FD)
DESCRIPTION The Connor-Winfield Stratum 3 Miniature Simplified Control Timing Module acts as a complete system clock module for general Stratum 3 timing applications. The MSTM is designed for external
More informationStratum 3E Timing Module (STM-S3E, 3.3V)
Stratum 3E Timing Module (STM-S3E, 3.3V) 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851-4722 Fax: 630-851- 5040 www.conwin.com Bulletin TM038 Page 1 of 16 Revision P01 Date 11 June 03 Issued
More informationSCG2000 Series Synchronous Clock Generators
SCG2000 Series Synchronous Clock Generators PLL 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851-4722 Fax: 630-851- 5040 www.conwin.com Bulletin SG035 Page 1 of 20 Revision 00 Date 23 AUG
More informationSCG4540 Synchronous Clock Generators
SCG4540 Synchronous Clock Generators PLL 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851-4722 Fax: 630-851-5040 www.conwin.com Features Phase Locked Output Frequency Control Intrinsically
More information125 Series FTS125-CTV MHz GPS Disciplined Oscillators
Available at Digi-Key www.digikey.com 125 Series FTS125-CTV-010.0 MHz GPS Disciplined Oscillators 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851- 4722 Fax: 630-851- 5040 www.conwin.com
More information125 Series FTS375 Disciplined Reference and Synchronous Clock Generator
Available at Digi-Key www.digikey.com 125 Series FTS375 Disciplined Reference and Synchronous Clock Generator 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851- 4722 Fax: 630-851- 5040 www.conwin.com
More informationStratum 3 Timing Module STL-S3
Stratum 3 Timing Module STL-S3 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851-4722 Fax: 630-851- 5040 www.conwin.com Application The Connor-Winfield Stratum 3 Simplified Control Timing
More informationFeatures. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2
DATASHEET 3.3 VOLT COMMUNICATIONS CLOCK VCXO PLL MK2049-34A Description The MK2049-34A is a VCXO Phased Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 khz
More information3.3 VOLT COMMUNICATIONS CLOCK PLL MK Description. Features. Block Diagram DATASHEET
DATASHEET 3.3 VOLT COMMUNICATIONS CLOCK PLL MK2049-45 Description The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation. The first PLL is VCXO
More informationModel 149 Stratum 3E, 9x14 mm OCXO
Features 10 to 50 MHz Frequency Range Compliant to Stratum 3E of GR1244CORE Surface Mount 3.3V or 5.0V operation Low Jitter/Phase Noise Tape and Reel Packaging Applications Telecom Switching Wireless Communication
More informationOscillator Impact on PDV and Design of Packet Equipment Clocks. ITSF 2010 Peter Meyer
Oscillator Impact on PDV and Design of Packet Equipment Clocks ITSF 2010 Peter Meyer peter.meyer@zarlink.com Protocol Layer Synchronization When deployed and inter-connected within the packet network the
More informationWhen paired with a compliant TCXO or OCXO, the Si5328 fully meets the requirements set forth in G.8262/Y ( SyncE ), as shown in Table 1.
Si5328: SYNCHRONOUS ETHERNET* COMPLIANCE TEST REPORT 1. Introduction Synchronous Ethernet (SyncE) is a key solution used to distribute Stratum 1 traceable frequency synchronization over packet networks,
More informationMK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal
DATASHEET LOW PHASE NOISE T1/E1 CLOCK ENERATOR MK1581-01 Description The MK1581-01 provides synchronization and timing control for T1 and E1 based network access or multitrunk telecommunication systems.
More informationT C X O and Logic: TTL / HCMOS V C T C X O Wave Form: Square Wave
T C X O and Logic: TTL / HCMOS V C T C X O Wave Form: Square Wave Product Summary: SQUARE MERCURY Since 1973 TCXO VCTCXO Available Frequency Range Output Wave Form: Square Wave Package size (mm), L x W
More informationParameter Conditions & Remarks Min Typical Max Unit. Warm up Steady 25 C Load Output to Ground pf
Model 1380100XXX Features Industry standard 20 x 12.7 mm SMT package Stratum 3E per GR1244CORE 3.3V operation Low Phase Noise Tape and Reel packaging Applications Telecom Switching Wireless Communication
More informationTX-801 Temperature Compensated Crystal Oscillator
TX-801 Temperature Compensated Crystal Oscillator TX-801 Features Applications The TX-801 TCXO provides fully compliant Stratum 3 levels of stability in a 5x3.2mm package. It is ideal for timing over IP
More informationProduct Data Sheet. PIN ASSIGNMENT (9 x 9 mm SMT) Loop Filter. M Divider. Mfin Div (1, 4, 8, 32) or ( 1, 4, 8, 16)
GENERAL DESCRIPTION The is a VCSO (Voltage Controlled SAW Oscillator) based clock jitter attenuator PLL designed for clock jitter attenuation and frequency translation. The device is ideal for generating
More informationMK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal
DATASHEET MK2059-01 Description The MK2059-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock generator that produces common telecommunications reference frequencies. The output clock is
More informationParameter Conditions & Remarks Min Typical Max Unit C 3.3V V Warm up 2.5 Steady 25 C 1.
Model 1190100XXX Features Industry standard 25.4 x 22 mm SMT package Stratum 3E per GR1244Core and CR253Core 3.3V or 5.0V operation Low Phase Noise Tape and Reel packaging Applications Telecom Switching
More informationVC-827 Differential (LVPECL, LVDS) Crystal Oscillator
C-827 Differential (LPECL, LDS) Crystal Oscillator C-827 Description ectron s C-827 Crystal Oscillator is a quartz stabilized, differential output oscillator, operating off a 2.5 or 3.3 volt power supply
More informationM2040 FREQUENCY TRANSLATION PLL WITH AUTOSWITCH
GENERAL DESCRIPTION The is a VCSO (Voltage Controlled SAW Oscillator) based clock generator PLL designed for clock protection, frequency translation and jitter attenuation in fault tolerant computing applications.
More informationICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS502 Description The ICS502 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output and a reference from a lower frequency crystal or clock input. The
More informationWave Form: Square x 20.2 x 5.88H [0.504 x x 0.231] G8 500 khz ~ 170 MHz 4 pin DIL half size
V C X O G series What is a VCXO? Logic: TTL / CMOS Wave Form: Square MERCURY Since 1973 Unlike regular clock oscillator which has fixed output frequency, the output frequency of a VCXO (also known as frequency
More informationLow-Jitter, 8kHz Reference Clock Synthesizer Outputs MHz
19-3530; Rev 0; 1/05 Low-Jitter, 8kHz Reference General Description The low-cost, high-performance clock synthesizer with an 8kHz input reference clock provides six buffered LVTTL clock outputs at 35.328MHz.
More informationDS21600/DS21602/DS V/5V Clock Rate Adapter
DS21600/DS21602/DS21604 3.3V/5V Clock Rate Adapter www.maxim-ic.com GENERAL DESCRIPTION The DS21600/DS21602/DS21604 are multiple-rate clock adapters that convert between E-carrier and T- carrier clocks
More informationO C X O Oven Controlled Crystal Oscillators
What is an OCXO? Relatively speaking, an OCXO performs in the ±0.01~±0.1 ppm range, a TCXO performs in the ±1~±3 ppm range while a non-compensated clock oscillator performs in the ±25, ±50 ppm range. A
More informationVT-501 Temperature Compensated Crystal Oscillator Previous Vectron Model VTD3
T-501 Temperature Compensated Crystal Oscillator Previous ectron Model TD3 T-501 Description ectron s T-501 Temperature Compensated Crystal Oscillator (TCXO) is a quartz stabilized, CMOS output, analog
More informationICS CLOCK MULTIPLIER AND JITTER ATTENUATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS2059-02 Description The ICS2059-02 is a VCXO (Voltage Controlled Crystal Oscillator) based clock multiplier and jitter attenuator designed for system clock distribution applications. This
More informationVX-805 Voltage Controlled Crystal Oscillator
VX-805 Voltage Controlled Crystal Oscillator VX-805 Description The VX-805 is a Voltage Control Crystal Oscillator that operates at the fundamental frequency of the internal crystal. The crystal is a high-q
More informationVT-701 Temperature Compensated Crystal Oscillator Previous Vectron Model VTC2
T-701 Temperature Compensated Crystal Oscillator Previous ectron Model TC2 T-701 Description ectron s T-701 Temperature Compensated Crystal Oscillator (TCXO) is a quartz stabilized, clipped sine wave output,
More informationICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-51 Description The ICS180-51 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
More informationVC-827 Differential (LVPECL, LVDS) Crystal Oscillator
C-827 Differential (LPECL, LDS) Crystal Oscillator C-827 Description ectron s C-827 Crystal Oscillator is a quartz stabilized, differential output oscillator, operating off a 2.5 or 3.3 volt power supply
More informationICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS511 Description The ICS511 LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationSTRATUM 3E High Stability Oven Stabilized Oscillator OH300 Series OCXO / VCOCXO
Available at Digi-Key** www.digikey.com STRATUM 3E High Stability Oven Stabilized Oscillator OH300 Series OCXO / VCOCXO US Headquarters: 630-851-4722 European Headquarters: +353-61-472221 Description Connor-Winfield
More informationVC-711 Differential (LVPECL, LVDS) Crystal Oscillator
C-7 Differential (LPECL, LDS) Crystal Oscillator C-7 Description ectron s C-7 Crystal Oscillator is a quartz stabilized, differential output oscillator, operating off either a 2.5 or 3.3 volt power supply
More informationVT-802 VT-802. Temperature Compensated Crystal Oscillator. Description
T-802 Temperature Compensated Crystal Oscillator T-802 Description ectron s T-802 Temperature Compensated Crystal Oscillator (TCXO) is a quartz stabilized, CMOS output, analog temperature compensated oscillator,
More informationPT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description
Features Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of - 50 MHz Output clock frequencies up to 200 MHz Peak to Peak Jitter less than 200ps over 200ns interval
More informationLOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501A Description The ICS501A LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationMK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET MK1413 Description The MK1413 is the ideal way to generate clocks for MPEG audio devices in computers. The device uses IDT s proprietary mixture of analog and digital Phase-Locked Loop (PLL)
More informationMD-261 MD-261. Features. Applications. Block Diagram. GNSS (GPS and GLONASS) Disciplined Oscillator Module
MD-261 GNSS (GPS and GLONASS) Disciplined Oscillator Module MD-261 The MD-261 is a fully integrated GNSS disciplined oscillator module in a compact surface mount 25 x 20 mm package. The module has an embedded
More informationOD100LP-Series Low Phase Noise
OD100LP-Series Low Phase Noise VCOCXO1 Description: The Connor-Winfield OD100LP-series is a low phase noise VCOCXO in a 1x1 inch metal package. The OD100LP-series is designed for those applications that
More informationINTERNATIONAL TELECOMMUNICATION UNION. Timing requirements of slave clocks suitable for use as node clocks in synchronization networks
INTERNATIONAL TELECOMMUNICATION UNION ITU-T G.812 TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU (06/2004) SERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL SYSTEMS AND NETWORKS Digital networks Design
More informationMK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2705 Description The MK2705 provides synchronous clock generation for audio sampling clock rates derived from an MPEG stream, or can be used as a standalone clock source with a 27 MHz crystal.
More informationVVC4 Voltage Controlled Crystal Oscillator
C4 oltage Controlled Crystal Oscillator Features ectron s Smallest CXO, 5.0 X 3.2 X 1.2 mm High Frequencies to 77.70 MHz 5.0 or 3.3 operation Linearity 10% Tri-State Output for testing Low jitter < 1ps
More informationVX-705 Voltage Controlled Crystal Oscillator
X-705 oltage Controlled Crystal Oscillator X-705 Description The X-705 is a oltage Control Crystal Oscillator that operates at the fundamental frequency of the internal crystal. The crystal is a high-q
More informationModel 356P/L Advanced PLL LVPECL or LVDS VCXO
Features Ceramic Surface Mount Package Low Phase Jitter Performance, 500fs Typical Advanced PLL Design w/ Low Fundamental Crystal Frequency Range 10MHz 800MHz * +2.5V or +3.3V Operation Output Enable Standard
More informationOX-221 Oven Controlled Crystal Oscillator
OX-221 Oven Controlled Crystal Oscillator OX-221 Features Surface Mount package SC_CUT Crystal Low Profile Compact Package standard frequency: 1, 2, 3.72 MHz Applications Base stations Test equipment Synthesizers
More informationV-Type Voltage Controlled Crystal Oscillator (VCXO)
Product Data Sheet V-Type Voltage Controlled Crystal Oscillator (VCXO) Features Output Frequencies to 77.760 MHz 5.0 or 3.3 volt operation Tri-State Output Jitter Performance 12MHz) VCXO
More informationDS4000 Digitally Controlled TCXO
DS4000 Digitally Controlled TCXO www.maxim-ic.com GENERAL DESCRIPTION The DS4000 digitally controlled temperature-compensated crystal oscillator (DC-TCXO) features a digital temperature sensor, one fixed-frequency
More informationLow Noise Oscillator series LNO 4800 B MHz
Specific request can be addressed to RAKON hirel@rakon.com Product Description LNO 4800 B3 is a low noise oscillator generating an output signal at 4800 MHz. It is composed by an OCSO (Oven Controlled
More informationJ-Type Voltage Controlled Crystal Oscillator
J-Type Voltage Controlled Crystal Oscillator Product is compliant to RoHS directive and fully compatible with lead free assembly Features Output Frequencies from 1.024 MHz to 170.000 MHz +3.3 or +5.0 volt
More informationLOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501 Description The ICS501 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationVS-751 VS-751. Dual Frequency VCSO. Description. Features. Applications. Block Diagram. Vcc COutput Output SAW 1 SAW 2. Vc FS Gnd
VS-751 Dual Frequency VCSO VS-751 The VS-751 is a SAW based voltage controlled oscillator that operates at the fundamental frequencies of the internal SAW filters. These SAW filters are high-q quartz devices
More informationMT9046 T1/E1 System Synchronizer with Holdover
T1/E1 System Synchronizer with Holdover Features Supports AT&T TR62411 and Bellcore GR-1244- CORE, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces Supports ETSI ETS 300 011, TBR 4, TBR 12 and
More informationMK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET MK2703 Description The MK2703 is a low-cost, low-jitter, high-performance PLL clock synthesizer designed to replace oscillators and PLL circuits in set-top box and multimedia systems. Using IDT
More informationDescription. Block Diagram LD (10) VMON (5) Phase Detector & LD (9) FIN 4 CFOUT 1 GND (3, 7, 11, 12) Figure 1. Functional block diagram
FX-424 Low Jitter Frequency Translator FX-424 The FX-424 is a precision quartz-based frequency translator used to translate an input frequency such as 8 khz, 1.544 MHz, 2.048 MHz, 19.44 MHz etc. to any
More information3.3V Dual-Output LVPECL Clock Oscillator
19-4558; Rev 1; 3/10 3.3V Dual-Output LVPECL Clock Oscillator General Description The is a dual-output, low-jitter clock oscillator capable of producing frequency output pair combinations ranging from
More informationDescription. Block Diagrams. Figure 1b. Crystal-Based Multiplier w/saw
C-501 oltage Controlled Crystal Oscillator C-501 Description The C-501 is a voltage controlled crystal oscillator that is housed in a hermetic 14.0 x 9.0 x 4.5mm ceramic package. Depending upon the frequency
More informationPerformance Specifications. Frequency Stabilities 1 ( 10 & 20 MHz)
MD-223 I 2 C Interface Oven Controlled Crystal Oscillator Preleminary version MD-223 The MD-223 is a Vectron module that contains a medium size ovenized crystal oscillator and an I 2 C interface that communicates
More information7 GHz INTEGER N SYNTHESIZER CONTINUOUS (N = ), NON-CONTINUOUS (N = 16-54) Features
HMC99LP5 / 99LP5E CONTINUOUS (N = 5-519), NON-CONTINUOUS (N = 1-54) Typical Applications The HMC99LP5(E) is ideal for: Satellite Communication Systems Point-to-Point Radios Military Applications Sonet
More informationICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-01 Description The ICS180-01 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase Locked Loop (PLL) technology
More informationICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET
DATASHEET ICS722 Description The ICS722 is a low cost, low-jitter, high-performance 3.3 volt designed to replace expensive discrete s modules. The on-chip Voltage Controlled Crystal Oscillator accepts
More informationSM3E ULTRA MINIATURE STRATUM 3E MODULE
SM3E ULTRA MINIATURE STRATUM 3E MODULE 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851- 4722 Fax: 630-851- 5040 www.conwin.com Application The SM3E Timing Module is a complete system clock
More informationFeatures VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND
DATASHEET ICS58-0/0 Description The ICS58-0/0 are glitch free, Phase Locked Loop (PLL) based clock multiplexers (mux) with zero delay from input to output. They each have four low skew outputs which can
More informationPARAMETER SYMBOL CONDITIONS VALUE UNIT
Page 1 of 6 FEATURES APPLICATIONS ±0.28 ppm Holdover Stability Mobile Phones ±4.6 ppm accuracy over all conditions Base Stations including 20 years aging Mobile Radios Miniature 5x7 mm SMD GPS Devices
More informationT1/E1/OC3 WAN PLL WITH DUAL
T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS IDT82V3012 FEATURES Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces Supports ITU-T G.813
More informationICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS512 Description The ICS512 is the most cost effective way to generate a high-quality, high frequency clock output and a reference clock from a lower frequency crystal or clock input. The name
More informationVV-701 Voltage Controlled Crystal Oscillator Previous Vectron Model VVC1/VVC2
-701 oltage Controlled Crystal Oscillator Previous ectron Model C1/C2-701 Description ectron s -701 oltage Controlled Crystal Oscillator (CXO) is a quartz stabilized square wave generator with a CMOS output.
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK Typical Applications The HMC440QS16G(E)
More informationBlock Diagram. COutput Output XTAL HPLL. Vc OE Gnd. Figure 1 - Block Diagram
X7 Single Frequency HPLL CXO X7 Features Features Description Applications The X7 is a voltage controlled crystal oscillator, CXO, based upon ectron s HPLL high performance phase locked loop frequency
More information2.0 Absolute Maximum Ratings 1 Parameter Min. Max. Unit.
RFPO45 G.8263 1.0 Specification References a. Rakon part number (Doc ID) M6635LF (514241) b. 25.0MHz MERC 9x7 HOT CMOS 3.3V c. Version 1 (2014-04-01) d. Package 9.7 x 7.5 x 4.3 mm max. 2.0 Absolute Maximum
More informationProgrammable Clock Generator
Features Clock outputs ranging from 391 khz to 100 MHz (TTL levels) or 90 MHz (CMOS levels) 2-wire serial interface facilitates programmable output frequency Phase-Locked Loop oscillator input derived
More informationMK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET MK1714-01 Description The MK1714-01 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread spectrum designed to generate high frequency clocks
More informationMK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET MK1714-02 Description The MK1714-02 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread designed to generate high frequency clocks with low
More informationICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a low cost frequency generator designed to support networking and PCI applications. Using analog/digital Phase Locked-Loop (PLL) techniques, the device uses a standard fundamental
More informationDS1135L 3V 3-in-1 High-Speed Silicon Delay Line
3V 3-in-1 High-Speed Silicon Delay Line FEATURES All-Silicon Timing Circuit Three Independent Buffered Delays Stable and Precise Over Temperature and Voltage Leading and Trailing Edge Precision Preserves
More informationDescription. Block Diagram. Complementary Output. Output. Crystal. Oscillator E/D
X-700 oltage Controlled Crystal Oscillator Previous ectron Model C-710 X-700 The X-700 is a oltage Controlled Crystal Oscillator that operates at the fundamental frequency of the internal HFF crystal.
More informationDescription. Block Diagram. Complementary Output. Output. Crystal. Oscillator. E/D or NC
CC6 LPECL, LDS Crystal Oscillator Data Sheet CC6 Description ectron s CC6 Crystal Oscillator is a quartz stabilized, differential output oscillator, operating off either a 2.5 or 3.3 volt supply, hermetically
More informationICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS660 Description The ICS660 provides clock generation and conversion for clock rates commonly needed in digital video equipment, including rates for MPEG, NTSC, PAL, and HDTV. The ICS660 uses
More informationMIL-STD-883E METHOD 3024 SIMULTANEOUS SWITCHING NOISE MEASUREMENTS FOR DIGITAL MICROELECTRONIC DEVICES
SIMULTANEOUS SWITCHING NOISE MEASUREMENTS FOR DIGITAL MICROELECTRONIC DEVICES 1. Purpose. This method establishes the procedure for measuring the ground bounce (and V CC bounce) noise in digital microelectronic
More informationPCI-EXPRESS CLOCK SOURCE. Features
DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.
More informationVCC M CMOS Crystal Oscillator
CC1-1545-49M1520000 CMOS Crystal Oscillator CC1 Description ectron s CC1 Crystal Oscillator (XO) is a quartz stabilized square wave generator with a CMOS output. The CC1 uses a fundamental or 3rd overtone
More informationMK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET
DATASHEET MK3722 Description The MK3722 is a low cost, low jitter, high performance VCXO and PLL clock synthesizer designed to replace expensive discrete VCXOs and multipliers. The patented on-chip Voltage
More informationSERIALLY PROGRAMMABLE CLOCK SOURCE. Features
DATASHEET ICS307-02 Description The ICS307-02 is a versatile serially programmable clock source which takes up very little board space. It can generate any frequency from 6 to 200 MHz and have a second
More informationVTC2 Series Voltage Controlled Temperature Compensated Crystal Oscillator
VTC2 Series Voltage Controlled Temperature Compensated Crystal Oscillator Features CMOS Square Wave Output Enable Disable Feature Output Frequencies to 30 MHz Fundamental Crystal Design Optional VCXO function
More informationVCC1 VCC1. CMOS Crystal Oscillator. Description. Features. Applications. Block Diagram. Output V DD GND E/D. Crystal. Oscillator
CC1 CMOS Crystal Oscillator CC1 Description ectron s CC1 Crystal Oscillator (XO) is a quartz stabilized square wave generator with a CMOS output. The CC1 uses a fundamental or 3rd overtone crystal resulting
More informationOven Controlled Crystal Oscillator OCXO SERIES IEEE 1100
ELECTRICAL SPECIFICATIONS Min. Typ. Max. Frequency Range* fo 10.000 50.000 MHz Supply Voltage Vs Vs ±5% Power Consumption Warm-up Time Frequency Calibration Frequency Stability vs. Temperature* 3.135 3.3
More informationPerformance Specifications. Frequency Stabilities 1 ( MHz) -20 to +70 C -40 to +85 C -40 to +95 C Residual error compare to fit curve
MD-403 I2C InterfaceOven Controlled Crystal Oscillator MD-403 The MD-403 is a Vectron module that contains a medium size ovenized crystal oscillator and an I 2 C interface that communicates with an onboard
More informationICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET
DATASHEET ICS10-52 Description The ICS10-52 generates a low EMI output clock from a clock or crystal input. The device uses ICS proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
More informationICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET ICS662-03 Description The ICS662-03 provides synchronous clock generation for audio sampling clock rates derived from an HDTV stream. The device uses the latest PLL technology to provide superior
More informationICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET
DATASHEET ICS309 Description The ICS309 is a versatile serially-programmable, triple PLL with spread spectrum clock source. The ICS309 can generate any frequency from 250kHz to 200 MHz, and up to 6 different
More informationICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET
PRELIMINARY DATASHEET ICS1493-17 Description The ICS1493-17 is a low-power, low-jitter clock synthesizer designed to replace multiple crystals and oscillators in portable audio/video systems. The device
More informationICS276 TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS276 Description The ICS276 field programmable VCXO clock synthesizer generates up to three high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
More informationIDT82V3010 FEATURES FUNCTIONAL BLOCK DIAGRAM T1/E1/OC3 TELECOM CLOCK GENERATOR WITH DUAL REFERENCE INPUTS
T1/E1/OC3 TELECOM CLOCK GENERATOR WITH DUAL REFERENCE INPUTS IDT82V3010 FEATURES Supports AT&T TR62411 Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interface Selectable reference inputs:
More informationPT7C4502 PLL Clock Multiplier
Features Low cost frequency multiplier Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of 4-50 MHz Output clock frequencies up to 180 MHz Period jitter 50ps (100~180MHz)
More informationFeatures VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND
DATASHEET Description The is a low cost, low jitter, high performance clock synthesizer for networking applications. Using analog Phase-Locked Loop (PLL) techniques, the device accepts a.5 MHz or 5.00
More informationMX-503 High Precision Microprocessor Controlled Crystal Oscillator
MX-503 High Precision Microprocessor Controlled Crystal Oscillator MX-503 Features Ultra High Stability MCXO Low Power Consumption Meets Stratum 3 acc. GR-1244 ROHS 6 Compliant Frequency Range 1 : 8-50
More information