Single Phase Two-Channel Interleaved PFC Operating in CrM Using the MC56F82xxx Family of Digital Signal Controllers

Size: px
Start display at page:

Download "Single Phase Two-Channel Interleaved PFC Operating in CrM Using the MC56F82xxx Family of Digital Signal Controllers"

Transcription

1 Freescale Semiconductor Application Note Document Number: AN4836 Rev. 1, 07/2014 Single Phase Two-Channel Interleaved PFC Operating in CrM Using the MC56F82xxx Family of Digital Signal Controllers by Freescale Semiconductor, Inc. 1 Introduction This application note describes the digital implementation of an interleaved power factor correction (PFC) operating in boundary conduction mode (BCM) for the Freescale MC56F82xxx digital signal controllers (DSC). Peripherals available on this DSC enable easy implementation of power conversion applications. Two-channel interleaved PFC operating in BCM (also called Critical conduction mode CrM) is used for low and middle power AC to DC conversion with compensating power factor (PF). Interleaved topology used to compare a single channel increases power density, reduces ripple currents, and improves overall efficiency. The purpose of this application note is to describe in detail the implementation of BCM on the MC56F82316 and enable application engineers to speed up implementation of PFC. This document includes the control scheme, the system design concept, peripheral configuration, and software design. The MC56F82316 is member of DSC family which is based on the 56800E core. The primary advantages and features of this controller are described in the following section. Contents 1. Introduction MC56F82316 DSC advantages and features Interleaved PFC control scheme System design concept Software design Conclusion Revision history Freescale Semiconductor, Inc. All rights reserved.

2 MC56F82316 DSC advantages and features 2 MC56F82316 DSC advantages and features The MC56F82xxx digital signal controller family combines, on a single chip, the processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals to create a cost-effective solution. Because of its low cost, configuration flexibility, and compact program code, it is well-suited for many applications. The MC56F82316 includes many peripherals, that are suitable for cost-sensitive applications. The MC56F82316 provides the following peripherals: 32-bit 56800EX core 50 MIPS at 50 MHz core frequency 16KB flash memory, 4KB RAM One flex pulse width modulator (eflexpwm) with 8 PWM outputs Two independent high-speed, 5-channel, 12-bit analog-to-digital converters (ADCs) Two inter-crossbar switches (XBAR) Three analog comparators (HSCMPs) with integrated 6-bit DAC reference Two 12-bit digital-to-analog converters (12-bit DAC) One 4-channel, 16-bit multi-purpose timer (TMR) module Two periodic interval timers (PITs) Two queued serial communication interface (QSCI) modules with LIN slave functionality One queued serial peripheral interface (QSPI) module One inter-integrated circuit (I 2 C) port Computer operating properly (COP) watchdog timer capable of selecting different clock sources Power supervisor (PS) Phase-lock loop (PLL) providing a high-speed clock to the core and peripherals Clock source Cyclic redundancy check (CRC) generator External watchdog monitor (EWM) DMA controller JTAG EOnCE debug programming interface for real-time debugging The interleaved two-channel PFC system benefits from the eflexpwm module, the high-speed comparator (HSCMP) module, the timer (TMR) module, and the analog-to-digital converters (ADC). These modules provide configuration flexibility to enable efficient two-channel interleaved PFC control in boundary conduction mode. The configuration of each peripheral is described in Section 4.4, Peripheral configuration. 3 Interleaved PFC control scheme The system interleaving and key waveforms are shown in Figure 1. Each switch is turned on when the inductor current reaches zero. High current and voltage ripples are available during the BCM operation. The interleaving operation is used to reduce current and voltage stress. For converters operating in critical conduction mode the interleaving is complicated to perform due to the converter s variable switching 2 Freescale Semiconductor

3 Interleaved PFC control scheme frequency. The interleaving signal can be generated from the turn-on or turn-off signal by shifting these signals with half of the switching period. The interleaving control scheme used here shifts the slave s turn-on signal to achieve interleaving. The master phase is turned-on by zero current detectors. Turn-on time is given by the voltage controller. It is presumed that the difference between the two adjacent switching periods can be omitted. When the converter is operating with high switching frequency, this assumption is feasible. The slave leg time shift is therefore calculated from previous switching period. Figure 1. Signal interleaving and key waveforms The slave leg switch is turned-on by shifting the driving signal at about half of the switching period. Turn-on times for both legs are nearly identical. If the slave leg has different parameters than the master, the slave leg might be operating in continuous conduction mode (CCM) or discontinuous mode (DCM). However, CCM operation is undesirable. An algorithm for master or slave leg identification is used to satisfy master leg operation in the CrM and slave leg operation in CrM or when operating in DCM. Because the inductor currents are 180 degrees out of phase, they cancel each other to reduce the input ripple current. The input ripple current and the inductor current vary with the duty cycle change. Duty cycle of the step-up converter operating from AC input voltage varies with the voltage. Based on this, the inductor ripple current cancellation will not be 100% in the entire AC grid period within the PFC circuit. Freescale Semiconductor 3

4 System design concept The inductor ripple current cancellation enables reduction of the boost inductor size. This is due to the energy storage requirement of the two interleaved inductors being half that of a single stage converter designed for the same parameters. Interleaving reduces the output capacitor ripple current as a function of duty cycle. Because the duty cycle is 0 percent, 50 percent, and 100 percent, the sum of the two diode currents approaches the DC. Therefore, the output capacitor must only filter the inductor ripple current. This reduction in RMS current will reduce electrical stress in the output capacitor and improve the converter s reliability. Because of these benefits, the power density of the system can be significantly increased. Small drawbacks of the interleaved approach are more components, and a more complicated control. However, these are not serious disadvantages when considering that the control algorithm is easily implemented and the component parameter limits are smaller. 4 System design concept 4.1 System architecture The application system incorporates the high voltage power stage, signal conditioning, auxiliary power supply, and the MC56F82316 controller. The system design architecture is depicted in Figure 2. 4 Freescale Semiconductor

5 System design concept Figure 2. System Design Architecture As previously discussed, the power stage consists of two parallel connected boost converters operating in BCM. The interleaved boost converter contains twice the amount of components of a single boost converter and the control algorithm is more complex, however, the components are smaller, they operate with lower limits, are more efficient, and have an increased power density. The EMI filter and bridge rectifier are not described but they are necessary parts of the complete PFC circuit. The sensing circuitries are used for sensing input voltage, output voltage, and assuring the controller reaches the acceptable voltage level. The drivers are used for amplification of driving PWM signal for boost converters MOSFET transistors. The core of the control system is the MC56F82316 controller. Freescale Semiconductor 5

6 System design concept 4.2 System specification The application meets the following performance specifications: Hardware used: Two parallel connected boost converters Control technique incorporated: Constant on-time control (voltage control) Voltage loop (32 khz control frequency, variable switching frequency) Fault protection: DC-bus under-voltage and over-voltage Input under-voltage and over-voltage Start-up fault Overcurrent 4.3 System control process The system control process describes the interleaved boost converter operation in master/slave mode. This determines that the next switching cycle in master leg begins immediately when the current reaches zero. The slave leg has nearly the same duty cycle as the master leg and the switching cycle is nearly the same, however, the slave leg driving signal is shifted by half of the switching period of the master leg driving signal. Accordingly, the system control is the same as for single-channel converter. The control of such a converter operating in voltage mode control is to control the output voltage and to maintain stability during load variation. Therefore, only one voltage control loop is required in the system control. To achieve good performance of the DC bus voltage loop, the PI controller is used. Figure 3 illustrates the system control scheme of a single-phase two-channel interleaved boost converter. After applying the AC input voltage, the filtered input voltage is checked for the limits. If it is within the limits, the master leg starts to switch with constant duty cycle to boost output voltage. When minimum bus voltage is reached the voltage controller is enabled and starts to minimize the voltage error between the reference bus voltage (e.g. 400 V) and the actual measured DC bus voltage. Based on the error, the voltage controller generates the duty cycle for both channels of the PWM. For the master leg, the PWM switching cycle begins at zero of the PWM timer and the slave switching cycle begins after half of the switching period of the master leg. When the DC bus required value is reached, then the DC bus controller maintains the output voltage at the required level. As boost converter is operating in master/slave mode and to keep correct operation of the slave leg and to avoid continuous conduction mode operation the auxiliary computation is needed. Firstly, slave leg duty cycle signal is all the time slightly lower than master leg duty cycle. Difference is linearly proportional to the master leg duty cycle. Secondly, slave leg phase shift is calculated based on master leg duty cycle, input and output voltage and each 1ms during PWM update the slave leg is shifted about this value. Normally, the slave leg is shifted about half of the switching period of master leg each PWM update. From Figure 3 you can see which peripherals are used for interleaved PFC operation and interconnection between these modules. The PWM submodule 2 and 3 is used for generating driving signals for MOSFET transistors. The PWM2B driving signal is used for switching master leg and PWM3B is driving signal for slave leg. The PWM2A 6 Freescale Semiconductor

7 System design concept signal is auxiliary signal for correct operation of master leg in critical conduction mode. QTimer2 generate synchronization signal for PWM3 submodule and represent second leg phase shift signal. QTimer3 measure switching period of master leg. Second leg phase shift signal (SDC2) is computed based on switching period. Synchronization signal for QTimer3 and for PWM2 submodule is generated from AOI (AND-OR-INVERT) module by means of logical AND of PFC1_zero_crossing signal and auxiliary PWM2A signal. This synchronization signal represent true zero crossing signal for starting next switching cycle in master leg. Analog to Digital converter (ADC) sense input voltage and bus voltage. Input voltage filtered value is used for limit checking and therefore it is not displayed in control structure. Figure 3. System Control Scheme Freescale Semiconductor 7

8 System design concept Because the converter is operating in either master or slave mode, an identification routine to determine between the two legs is required. This routine is executed during every start-up of the converter operation. The parameters of each leg of the boost converter are not exactly identical. The inductances, MOSFET transistors, resistors, and the control circuits which generate the PWM signals can vary and therefore generating the same PWM signals for each leg does not generated same output voltage. The master/slave identification routine identifies which converter leg switching period is longer for the same duty cycle to determine which is selected as the master leg. During algorithm execution the hundreds values of the switching period are captured in Timer B0 for leg 1. The switching period is averaged and compared to the switching period for leg 2, which is then captured with Timer B1. The average switching period that is greater will be selected as the master leg. The master leg is then operating in critical conduction mode and the slave leg in discontinuous mode. This master/slave operation avoids operation of the slave leg in continuous conduction mode. When both legs of the converter are operating, the slave leg is synchronized with master leg. The driving signal for the slave leg is the lagging master signal of about half of the switching period. In BCM the switching period can vary with each switching cycle when the software support is required for the correct operation of synchronization. The synchronization is based upon capturing the switching period of the master leg and shifting the slave leg turn-on pulse by half of switching period. When output power is below 20% of nominal power, the slave leg stops operation and only the master leg is running. When power jumps above 40%, the second leg begins to operate. Nominal power is proportional to the switching period and therefore the threshold values for operation only one leg or both legs, are based on the switching period. The phase management is useful for operating during light loads when one leg can be disabled and a higher converter efficiency is reached. 4.4 Peripheral configuration The presented application uses only essential peripherals for the control technique implemented in the application code these are, QTIMER, XBAR_A, AOI, eflexpwm, ADC, and HSCMP. Other peripherals are disabled. The Freescale QuickStart tool initializes these peripherals using a single interface for all settings. The following sections contain the configuration details of the peripherals. Figure 3 depicts the graphical interpretation of peripheral interconnection QTIMER The MC56F82316 contains one timer module with four timers. Each timer can operate as a timer or as a counter. The counter provides the ability to count internal or external events. QTIMER_3 is used to operate in count mode, and counts the switching period of the MASTER leg of the boost converter. QTIMER_3 is configured as follows: Operate at a frequency of 100 MHz (IPB clock/1) Capture rising edges of input T0 (bus clock signal) Input capture on a secondary source Secondary source is AOI_0 output connected via XBAR_A 8 Freescale Semiconductor

9 System design concept QTIMER_2 is used for slave leg phase shift. It is set to run in triggered mode until compare. The compare 1 value represents phase shift which is half of the switching period. QTIMER_2 is configured as follows: Operate at a frequency of 100 MHz (IPB clock/1) Output mode is set on compare, cleared on secondary source input edge Secondary source is PWMA2_TRIG0 connected via XBAR_A XBAR_A The crossbar switch module implements an array of 41 outputs and 32 inputs of combinational digital multiplexes. All 41 multiplexes share the same 32 inputs in the same order, however, each multiplex has its own independent select field. This module is designed to provide a flexible crossbar switching matrix that enables any input (typically from external GPIO or internal module outputs) to be connected to any output (typically to external GPIO or internal module inputs) under user control. This is used to enable user configuration of data paths between internal modules and between internal modules and GPIO. The application configuration is as follows: Channel 12, ADCA Trigger: PWM0_TRIG_COMB signal is used for ADC synchronization Channel 26, PWM submodule 0 external synchronization signal: AOI_0 signal is used for PWM synchronization when boost converter leg 1 is master leg Channel 27, PWM submodule 1 external synchronization signal: QTIMER_2 output is used for PWM synchronization when boost converter leg 2 is master leg Channel 31, PWM module Fault2: CMPA_OUT log. 1 detects over-current on one or both boost legs Channel 36, Quad Timer 0 Input: PWMA2_TRIG0 signal is used as secondary source input signal Channel 37, Quad Timer 1 Input: AOI_0 signal is used as secondary source input signal XBAR_B XBAR_B implements an array of 26 inputs for AND-OR_INVERT (AOI) logic. XBAR_B is configured as follows: AOI EVENT0 input A is linked with XB_IN6 AOI EVENT0 input B is linked with PWMA2_TRIG AND-OR_INVERT AND-OR-INVERT module (AOI) provides boolean logic function operation among on-chip peripherals. Input signals are linked over XBAR_B module. AOI EVENT0 is used for generating external synchronization signal for boost master leg. AOI is configured as follows: Freescale Semiconductor 9

10 System design concept AOI EVENT0 input A is linked with XB_IN6 representing zero crossing signal from boost converter leg 1 AOI EVENT0 input B is linked with auxiliary zero crossing signal (PWM2A) eflexpwm Enhanced Flex Pulse Width Modulator is a dedicated peripheral enabling generation of driving PWM signals for MOSFET transistors (PWM submodules 2 and 3). PWM submodule 2 is used for application timing. PWM_B driving signal from PWM submodule 0 is used for driving MOSFET for leg 1 and PWM_A driving signal from PWM submodule 3 is used for driving MOSFET for leg 2. Two PWM submodules are configured as follows: PWM submodule 0 Clock source IPBus clock Running at constant frequency INIT value = 0 VAL1 modulo resolution 11bits VAL 0 set to 1666 PWM full cycle reload generated every period (PWM interrupt) Trigger 0 enabled to provide trigger signal for ADC PWM submodule 2/PWM submodule 3 Clock source IPBus clock Running at variable frequency INIT value = 0 VAL1 modulo 2499 resolution 11bits Independent mode PWM_B output in positive polarity is driving signal for MOSFET transistor PWM middle cycle reload is generated every period External synchronization signal is selected see Section 4.4.2, XBAR_A PWMA2 is selected as a trigger source for PWMA2_TRIG0 PWM Fault2 Fault signals with high level detection Fault clearing manual Fault input filter disabled ADC The analog-to-digital (ADC) converter function consists of two separate 12-bit analog-to-digital converters, each with five analog inputs and its own sample and hold circuit. 10 Freescale Semiconductor

11 Software design Fast analog-to-digital converter module is configured as follow: Input clock IPBus/5 = 10 MHz Sample 0 set to DC-bus voltage ANA3 Sample 8 set to input voltage ANB3 Scan mode triggered parallel Trigger source SYNC0 input (PWM trigger connected via XBAR_A channel 12) HSCMP The high speed comparator module (HSCMP) provides a circuit to compare two analog input voltages. The comparator circuit is designed to operate across the full range of the supply voltage (rail-to-rail operation). Only one comparator is used for over-current detection. HSCMP_A over-current detection in boost converter leg 1 and 2 6-bit VREF_DAC is selected as a reference threshold for over-current detection 5 Software design This section describes the software design of the one-phase two-channel interleaved PFC operating in BCM. The system processing is interrupt driven with the application state machine running in background. Code can be easily incorporated into the target application as a part of the whole system because the PFC application is independent of other tasks. The entire control algorithm was implemented in PWM interrupt service routine (ISR) see Section 5.1, PWM reload interrupt description for details. Attention should be given to the correct timing of this algorithm if the PFC algorithm is implemented as a part of a more complex control system. After a reset the application performs core, peripheral, and application initialization and then enters the endless (main()) loop. The application background main() loop contains the application state machine which incorporates six states: Init state Application initialization Stop state Checking all quantities except average input voltage if are within limits, and waiting for user input to start PFC VinCheck state Average input voltage value checking and jumps to the Start state if within limits Start state Master/slave identification Boost converter switches with constant duty cycle and when dc bus voltage is over 200V then the voltage controller starts to regulate dc bus voltage to the required level (e.g. 400V) according to the load Run state Freescale Semiconductor 11

12 Software design Normal operation the voltage controller maintains the DC-bus voltage at the required level Error state Disable PWM outputs in case of fault When overcurrent or any other fault occurs, the application jumps to the Error state 5.1 PWM reload interrupt description The entire control algorithm is performed in the PWM interrupt service routine. The control algorithm consists of the following: Read ADC quantities input voltage, output voltage Input voltage average filter Slave leg delay calculation Voltage proportional-integral (PI) controller Correct CrM operation routine Slave duty cycle calculation Limit checking of all measured quantities Update to PWM registers The PWM ISR is executed regularly every 32μs. ADC conversion begins in the middle of period defined by the VAL0 register for PWM submodule 0. Conversion runs in the background. Input voltage average filter, read ADC quantities and update PWM registers are executed at every interrupt. Rest algorithms are executed every 30th ISR (1ms). The PWM ISR flow chart is illustrated in Figure Freescale Semiconductor

13 Conclusion 6 Conclusion Figure 4. Slave duty cycle calculation This application note describes implementation of a digital single-phase interleaved power factor correction that operates in boundary conduction mode. As shown, using full digital control, the PFC becomes flexible and can realize complex control arithmetic which can replace analog control and can also be implemented into other tasks such as SMPS, motor control, lighting, and more. A digital signal controller-based power factor correction system integrates high-performance digital signal processing with power electronics, providing typical high-level control. This application uses the Freescale MC56F82316 DSC to perform the power factor correction with excellent efficiency, low cost, and design flexibility. The application source code is part of this application note. Freescale Semiconductor 13

14 Revision history 7 Revision history Table 7-1. Revision history Revision Change description 0 Initial release. 1 Substantial updates to Figure 3, minor updates to the rest of the figures. Section Section 4.3, System control process replaced with new content. Updates to QTIMER description in Section 4.4.1, QTIMER. Changes to signal references and channel numbers in Section 4.4.2, XBAR_A. Changes to description of PWM, additional information provided on PWM submodule 0 in Section 4.4.5, eflexpwm. Changes to sample settings in Section 4.4.6, ADC. Additional state descriptions added to Section 5, Software design. Control algorithm description updates in Section 5.1, PWM reload interrupt description. 14 Freescale Semiconductor

15 How to Reach Us: Home Page: freescale.com Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including typicals, must be validated for each customer application by customer s technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/salestermsandconditions. Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners Freescale Semiconductor, Inc. Document Number: AN4836 Rev. 1 07/2014

1 Introduction. Freescale Semiconductor Application Note. Document Number: AN4386 Rev. 0, 01/2012

1 Introduction. Freescale Semiconductor Application Note. Document Number: AN4386 Rev. 0, 01/2012 Freescale Semiconductor Application Note Document Number: AN4386 Rev. 0, 01/2012 Implementing on the MC56F8257 A Single Phase Two-Channel Interleaved Critical Conduction Mode by: Petr Frgal System Application

More information

Dead-Time Compensation Method for Vector-Controlled VSI Drives Based on Qorivva Family

Dead-Time Compensation Method for Vector-Controlled VSI Drives Based on Qorivva Family Freescale Semiconductor Document Number: AN4863 Application Note Rev 0, June Dead-Time Compensation Method for Vector-Controlled VSI Drives Based on Qorivva Family by: Petr Konvicny 1 Introduction One

More information

Dual FOC Servo Motor Control on i.mx RT

Dual FOC Servo Motor Control on i.mx RT NXP Semiconductors Document Number: AN12200 Application Note Rev. 0, 06/2018 Dual FOC Servo Motor Control on i.mx RT 1. Introduction This application note describes the dual servo demo with the NXP i.mx

More information

Using the High Voltage Physical Layer In the S12ZVM family By: Agustin Diaz

Using the High Voltage Physical Layer In the S12ZVM family By: Agustin Diaz Freescale Semiconductor, Inc. Document Number: AN5176 Application Note Rev. 1, 09/2015 Using the High Voltage Physical Layer In the S12ZVM family By: Agustin Diaz Contents 1. Introduction This application

More information

Automated PMSM Parameter Identification

Automated PMSM Parameter Identification Freescale Semiconductor Document Number: AN4986 Application Note Rev 0, 10/2014 Automated PMSM Parameter Identification by: Josef Tkadlec 1 Introduction Advanced motor control techniques, such as the sensorless

More information

Vybrid ASRC Performance

Vybrid ASRC Performance Freescale Semiconductor, Inc. Engineering Bulletin Document Number: EB808 Rev. 0, 10/2014 Vybrid ASRC Performance Audio Analyzer Measurements by: Jiri Kotzian, Ronald Wang This bulletin contains performance

More information

3-in-1 Air Condition Solution

3-in-1 Air Condition Solution 3-in-1 Air Condition Solution FTF-IND-F0476 Zhou Xuwei Application Engineer M A Y. 2 0 1 4 TM External Use Agenda Abstract Application Development Sensorless PMSM FOC Timing & PFC Timing Start Up Realization

More information

AN4269. Diagnostic and protection features in extreme switch family. Document information

AN4269. Diagnostic and protection features in extreme switch family. Document information Rev. 2.0 25 January 2017 Application note Document information Information Keywords Abstract Content The purpose of this document is to provide an overview of the diagnostic features offered in MC12XS3

More information

Three-Phase BLDC Sensorless Motor Control Using the MKV4x In Quadcopter Application

Three-Phase BLDC Sensorless Motor Control Using the MKV4x In Quadcopter Application Freescale Semiconductor, Inc. Document Number: AN5169 Application Note Rev. 0, 07/2015 Three-Phase Sensorless Motor Control Using the MKV4x In Quadcopter Application By: Zbynek Mynar 1. Introduction This

More information

Improving feedback current accuracy when using H-Bridges for closed loop motor control

Improving feedback current accuracy when using H-Bridges for closed loop motor control NXP Semiconductors Application Note Document Number: AN5212 Rev. 1.0, 7/2016 Improving feedback accuracy when using H-Bridges for closed loop motor control 1 Introduction Many applications use DC motors

More information

1.2 A 15 V H-Bridge Motor Driver IC

1.2 A 15 V H-Bridge Motor Driver IC Freescale Semiconductor Technical Data 1.2 A 15 V H-Bridge Motor Driver IC The is a monolithic H-Bridge designed to be used in portable electronic applications such as digital and SLR cameras to control

More information

DSC MC56F84xxx in the motor control application

DSC MC56F84xxx in the motor control application Freescale Semiconductor Document Number:AN4625 Application Note Rev. 0, 10/2012 DSC MC56F84xxx in the motor control application by: Arendarik Stanislav 1 Introduction 3-phase high voltage or low voltage

More information

Reaction Module 2 for Peak&Hold Injection Control on the MPC5746R Using REACM2 Utility Functions

Reaction Module 2 for Peak&Hold Injection Control on the MPC5746R Using REACM2 Utility Functions Freescale Semiconductor Document Number: AN5240 Application Note Reaction Module 2 for Peak&Hold Injection Control on the MPC5746R Using REACM2 Utility Functions by: Marketa Venclikova 1 Introduction This

More information

Application - Power Factor Correction (PFC) with XMC TM. XMC microcontrollers July 2016

Application - Power Factor Correction (PFC) with XMC TM. XMC microcontrollers July 2016 Application - Power Factor Correction (PFC) with XMC TM XMC microcontrollers July 2016 Agenda 1 Key features 2 Specification 3 System block diagram 4 Software overview 5 Highlight MCU features 6 CCM PFC

More information

Migrate PWM from MC56F8013 to MC How to set up the PWM peripheral on the MC56F8247 using the setting of the PWM on the MC56F8013

Migrate PWM from MC56F8013 to MC How to set up the PWM peripheral on the MC56F8247 using the setting of the PWM on the MC56F8013 Freescale Semiconductor Application Note Document Number: AN4319 Rev. 0, 06/2011 Migrate PWM from MC56F8013 to MC568247 How to set up the PWM peripheral on the MC56F8247 using the setting of the PWM on

More information

Optimizing Magnetic Sensor Power Operations for Low Data Rates

Optimizing Magnetic Sensor Power Operations for Low Data Rates Freescale Semiconductor Document Number: AN4984 Application Note Rev 0, 10/2014 Optimizing Magnetic Sensor Power Operations for Low Data Rates 1 Introduction The standard mode of operation of a magnetic

More information

1.2 A 15 V H-Bridge Motor Driver IC

1.2 A 15 V H-Bridge Motor Driver IC Freescale Semiconductor Technical Data 1.2 A 15 V H-Bridge Motor Driver IC The is a monolithic H-Bridge designed to be used in portable electronic applications such as digital and SLR cameras to control

More information

Reference Circuit Design for a SAR ADC in SoC

Reference Circuit Design for a SAR ADC in SoC Freescale Semiconductor Document Number: AN5032 Application Note Rev 0, 03/2015 Reference Circuit Design for a SAR ADC in SoC by: Siva M and Abhijan Chakravarty 1 Introduction A typical Analog-to-Digital

More information

Parallel Configuration of H-Bridges

Parallel Configuration of H-Bridges Freescale Semiconductor, Inc. Application Note Document Number: AN4833 Rev. 1.0, 1/2014 Parallel Configuration of H-Bridges Featuring the MC33932 and MC34932 ICs 1 Introduction Two or more H-bridges can

More information

Reference Oscillator Crystal Requirements for MKW40 and MKW30 Device Series

Reference Oscillator Crystal Requirements for MKW40 and MKW30 Device Series Freescale Semiconductor, Inc. Application Note Document Number: AN5177 Rev. 0, 08/2015 Reference Oscillator Crystal Requirements for MKW40 and MKW30 Device Series 1 Introduction This document describes

More information

Implementing PFC Average Current Mode Control using the MC9S12E128 Addendum to Reference Design Manual DRM064

Implementing PFC Average Current Mode Control using the MC9S12E128 Addendum to Reference Design Manual DRM064 Freescale Semiconductor Application Note AN3052 Rev. 0, 11/2005 Implementing PFC Average Current Mode Control using the MC9S12E128 Addendum to Reference Design Manual DRM064 by: Pavel Grasblum Freescale

More information

Use of PWM and ADC on MC56F84789 to Drive Dual PMS Motor FOC

Use of PWM and ADC on MC56F84789 to Drive Dual PMS Motor FOC Freescale Semiconductor Document Number:AN4608 Application Note Rev. 0, 10/2012 Use of PWM and ADC on MC56F84789 to Drive Dual PMS Motor FOC by: Jaroslav Musil 1 Introduction With the computation power

More information

Freescale Semiconductor Data Sheet: Technical Data

Freescale Semiconductor Data Sheet: Technical Data Freescale Semiconductor Data Sheet: Technical Data Media Resistant and High Temperature Accuracy Integrated Silicon Sensor for Measuring Absolute, On-Chip Signal Conditioned, Temperature Compensated and

More information

FlexTimer and ADC Synchronization

FlexTimer and ADC Synchronization Freescale Semiconductor Application Note AN3731 Rev. 0, 06/2008 FlexTimer and ADC Synchronization How FlexTimer is Used to Synchronize PWM Reloading and Hardware ADC Triggering by: Eduardo Viramontes Systems

More information

Using Z8 Encore! XP MCU for RMS Calculation

Using Z8 Encore! XP MCU for RMS Calculation Application te Using Z8 Encore! XP MCU for RMS Calculation Abstract This application note discusses an algorithm for computing the Root Mean Square (RMS) value of a sinusoidal AC input signal using the

More information

Sensorless PMSM Field-Oriented Control on Kinetis KV and KE

Sensorless PMSM Field-Oriented Control on Kinetis KV and KE NXP Semiconductors Document Number: AN5237 Application Note Rev. 3, 10/2016 Sensorless PMSM Field-Oriented Control on Kinetis KV and KE By: Josef Tkadlec 1. Introduction This application note describes

More information

MPXM2051G, 0 to 50 kpa, Gauge Compensated Pressure Sensors

MPXM2051G, 0 to 50 kpa, Gauge Compensated Pressure Sensors Freescale Semiconductor Document Number: Data Sheet: Technical Data Rev. 3.0, 11/2015, 0 to 50 kpa, Gauge Compensated Pressure The device is a silicon piezoresistive pressure sensor providing a highly

More information

MC56F825x/MC56F824x Product Brief

MC56F825x/MC56F824x Product Brief Freescale Semiconductor Product Brief Document Number: MC56F825XPB Rev. 2, 06/2010 MC56F825x/MC56F824x Product Brief The MC56F825x/MC56F824x is a member of Freescale s family of digital signal controllers

More information

Examples of using etimer on Power Architecture devices

Examples of using etimer on Power Architecture devices Freescale Semiconductor Document Number: AN4793 Application Note Rev. 0, 09/2013 Examples of using etimer on Power Architecture devices by: Tomas Kulig 1 ntroduction This application note describes how

More information

RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET

RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET Freescale Semiconductor Technical Data RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET RF power transistor suitable for industrial heating applications operating at 2450 MHz. Device

More information

Rework List for the WCT-15W1COILTX Rev.3 Board

Rework List for the WCT-15W1COILTX Rev.3 Board NXP Semiconductors Document Number: WCT1012V31RLAN Application Note Rev. 0, 02/2017 Rework List for the WCT-15W1COILTX Rev.3 Board 1. Introduction In the WCT-15W1COILTX solution, the Q factor detection

More information

Control of a DC/DC Converter Using FlexPWM s Force-Out Logic

Control of a DC/DC Converter Using FlexPWM s Force-Out Logic NXP Semiconductors Document Number: AN4794 Application Note Rev. 2, 06/2016 Control of a DC/DC Converter Using FlexPWM s Force-Out Logic Implemented with MPC564xL By: Yves Briant 1. Introduction The MPC560xP

More information

0.7 A 6.8 V Dual H-Bridge Motor Driver

0.7 A 6.8 V Dual H-Bridge Motor Driver Freescale Semiconductor Technical Data Document Number: MPC Rev. 3.0, 12/2013 0.7 A 6.8 V Dual H-Bridge Motor Driver The is a monolithic dual H-Bridge power IC ideal for portable electronic applications

More information

Power Factor Correction in Digital World. Abstract. 1 Introduction. 3 Advantages of Digital PFC over traditional Analog PFC.

Power Factor Correction in Digital World. Abstract. 1 Introduction. 3 Advantages of Digital PFC over traditional Analog PFC. Power Factor Correction in Digital World By Nitin Agarwal, STMicroelectronics Pvt. Ltd., India Abstract There are various reasons why power factor correction circuit is used in various power supplies in

More information

Current sense chain accuracy

Current sense chain accuracy NXP Semiconductors Application Note Current sense chain accuracy for the MC20XS4200 dual 24 V high-side switch family Document Number: AN5107 Rev. 1.0, 7/2016 1 Introduction This application note discusses

More information

Interleaved PFC Average Current Control

Interleaved PFC Average Current Control NXP Semiconductors Document Number: AN5355 Application Note Rev. 0, 11/016 Interleaved PFC Average Current Control Implementation using MKV46F56VLx16 on High Voltage Motor Control Platform 1. Introduction

More information

Using the HCS08 TPM Module In Motor Control Applications

Using the HCS08 TPM Module In Motor Control Applications Pavel Grasblum Using the HCS08 TPM Module In Motor Control Applications Designers can choose from a wide range of microcontrollers to provide digital control for variable speed drives. Microcontrollers

More information

RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET

RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET Freescale Semiconductor Technical Data RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET This 12.5 W CW high efficiency RF power transistor is designed for consumer and commercial cooking

More information

Capacitive Sensing Interface of QN908x

Capacitive Sensing Interface of QN908x NXP Semiconductors Document Number: AN12190 Application Note Rev. 0, 05/2018 Capacitive Sensing Interface of QN908x Introduction This document details the Capacitive Sensing (CS) interface of QN908x. It

More information

i.mx 6 Series HDMI Test Method for Eye Pattern and Electrical Characteristics

i.mx 6 Series HDMI Test Method for Eye Pattern and Electrical Characteristics Freescale Semiconductor Application Note Document Number: AN4671 Rev. 0, 04/2013 i.mx 6 Series HDMI Test Method for Eye Pattern and Electrical Characteristics This document applies to the following i.mx6

More information

KV4x Family Product Brief Supports 150 MHz devices with 64 KB to 256 KB Flash

KV4x Family Product Brief Supports 150 MHz devices with 64 KB to 256 KB Flash Freescale Semiconductor Document Number:KV4XPB Product Brief Rev 2, 02/2015 KV4x Family Product Brief Supports 150 MHz devices with 64 KB to 256 KB Flash 1 Introduction The Kinetis KV4x family of microcontrollers

More information

RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET

RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET Freescale Semiconductor Technical Data Document Number: Rev. 0, 7/2016 RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET This 220 W CW high efficiency RF power transistor is designed

More information

RF Power Field Effect Transistors N--Channel Enhancement--Mode Lateral MOSFETs

RF Power Field Effect Transistors N--Channel Enhancement--Mode Lateral MOSFETs Technical Data RF Power Field Effect Transistors N--Channel Enhancement--Mode Lateral MOSFETs RF power transistors designed for CW and pulse applications operating at 1300 MHz. These devices are suitable

More information

Heterojunction Bipolar Transistor Technology (InGaP HBT) High Efficiency/Linearity Amplifier

Heterojunction Bipolar Transistor Technology (InGaP HBT) High Efficiency/Linearity Amplifier Freescale Semiconductor Technical Data Heterojunction Bipolar Transistor Technology (InGaP HBT) High Efficiency/Linearity Amplifier The MMA25312B is a 2--stage high efficiency InGaP HBT driver amplifier

More information

NXP Repetitive short-circuit performances

NXP Repetitive short-circuit performances NXP Semiconductors Application Note Document Number: AN3567 Rev. 3.0, 7/2016 NXP Repetitive performances For the MC15XS3400C 1 Introduction This application note describes the robustness of the 15XS3400C

More information

RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET

RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET Freescale Semiconductor Technical Data RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET Designed for Class A or Class AB power amplifier applications with frequencies up to 2000 MHz.

More information

CHAPTER-5 DESIGN OF DIRECT TORQUE CONTROLLED INDUCTION MOTOR DRIVE

CHAPTER-5 DESIGN OF DIRECT TORQUE CONTROLLED INDUCTION MOTOR DRIVE 113 CHAPTER-5 DESIGN OF DIRECT TORQUE CONTROLLED INDUCTION MOTOR DRIVE 5.1 INTRODUCTION This chapter describes hardware design and implementation of direct torque controlled induction motor drive with

More information

PF3000 layout guidelines

PF3000 layout guidelines NXP Semiconductors Application Note Document Number: AN5094 Rev. 2.0, 7/2016 PF3000 layout guidelines 1 Introduction This document provides the best practices for the layout of the PF3000 device on printed

More information

Characteristic Symbol Value (2) Unit R JC 57 C/W

Characteristic Symbol Value (2) Unit R JC 57 C/W Freescale Semiconductor Technical Data BTS Driver Broadband Amplifier The is a general purpose amplifier that is internally input and output matched. It is designed for a broad range of Class A, small--signal,

More information

RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET

RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET Freescale Semiconductor Technical Data RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET This 250 W CW RF power transistor is designed for consumer and commercial cooking applications

More information

POWER- SWITCHING CONVERTERS Medium and High Power

POWER- SWITCHING CONVERTERS Medium and High Power POWER- SWITCHING CONVERTERS Medium and High Power By Dorin O. Neacsu Taylor &. Francis Taylor & Francis Group Boca Raton London New York CRC is an imprint of the Taylor & Francis Group, an informa business

More information

AN4999 Application note

AN4999 Application note Application note STSPIN32F0 overcurrent protection Dario Cucchi Introduction The STSPIN32F0 device is a system-in-package providing an integrated solution suitable for driving three-phase BLDC motors using

More information

800 MHz Test Fixture Design

800 MHz Test Fixture Design Application Note Rev. 0, 7/993 NOTE: The theory in this application note is still applicable, but some of the products referenced may be discontinued. 800 MHz Test Fixture Design By: Dan Moline Although

More information

Using the Break Controller (BC) etpu Function Covers the MCF523x, MPC5500, and all etpu-equipped Devices

Using the Break Controller (BC) etpu Function Covers the MCF523x, MPC5500, and all etpu-equipped Devices Freescale Semiconductor Application Note Document Number: AN2845 Rev. 0, 04/2005 Using the Break Controller (BC) etpu Function Covers the MCF523x, MPC5500, and all etpu-equipped Devices by: Milan Brejl

More information

RF Power LDMOS Transistors N--Channel Enhancement--Mode Lateral MOSFETs

RF Power LDMOS Transistors N--Channel Enhancement--Mode Lateral MOSFETs Freescale Semiconductor Technical Data RF Power LDMOS Transistors N--Channel Enhancement--Mode Lateral MOSFETs These high ruggedness devices are designed for use in high VSWR military, aerospace and defense,

More information

Heterojunction Bipolar Transistor Technology (InGaP HBT) High Efficiency/Linearity Amplifier

Heterojunction Bipolar Transistor Technology (InGaP HBT) High Efficiency/Linearity Amplifier Freescale Semiconductor Technical Data Heterojunction Bipolar Transistor Technology (InGaP HBT) High Efficiency/Linearity Amplifier The MMA312BV is a 2--stage high efficiency, Class AB InGaP HBT amplifier

More information

A Novel Concept in Integrating PFC and DC/DC Converters *

A Novel Concept in Integrating PFC and DC/DC Converters * A Novel Concept in Integrating PFC and DC/DC Converters * Pit-Leong Wong and Fred C. Lee Center for Power Electronics Systems The Bradley Department of Electrical and Computer Engineering Virginia Polytechnic

More information

Electric Bike BLDC Hub Motor Control Using the Z8FMC1600 MCU

Electric Bike BLDC Hub Motor Control Using the Z8FMC1600 MCU Application Note Electric Bike BLDC Hub Motor Control Using the Z8FMC1600 MCU AN026002-0608 Abstract This application note describes a controller for a 200 W, 24 V Brushless DC (BLDC) motor used to power

More information

1X6610 Signal/Power Management IC for Integrated Driver Module

1X6610 Signal/Power Management IC for Integrated Driver Module 1X6610 Signal/Power Management IC for Integrated Driver Module IXAN007501-1215 Introduction This application note describes the IX6610 device, a signal/power management IC creating a link between a microcontroller

More information

RF Power LDMOS Transistors High Ruggedness N--Channel Enhancement--Mode Lateral MOSFETs

RF Power LDMOS Transistors High Ruggedness N--Channel Enhancement--Mode Lateral MOSFETs Freescale Semiconductor Technical Data RF Power LDMOS Transistors High Ruggedness N--Channel Enhancement--Mode Lateral MOSFETs These 1300 W RF power transistors are designed for applications operating

More information

Advances in Freescale Airfast RFICs Setting New Benchmarks in LDMOS for Macrocells through Small Cells

Advances in Freescale Airfast RFICs Setting New Benchmarks in LDMOS for Macrocells through Small Cells Freescale Semiconductor White Paper AIRFASTWBFWP Rev. 0, 5/2015 Advances in Freescale Airfast RFICs Setting New Benchmarks in LDMOS for Macrocells through Small Cells By: Margaret Szymanowski and Suhail

More information

Enhancement Mode phemt

Enhancement Mode phemt Freescale Semiconductor Technical Data Enhancement Mode phemt Technology (E -phemt) Low Noise Amplifier The MML09231H is a single--stage low noise amplifier (LNA) with active bias and high isolation for

More information

CHAPTER 6 BRIDGELESS PFC CUK CONVERTER FED PMBLDC MOTOR

CHAPTER 6 BRIDGELESS PFC CUK CONVERTER FED PMBLDC MOTOR 105 CHAPTER 6 BRIDGELESS PFC CUK CONVERTER FED PMBLDC MOTOR 6.1 GENERAL The line current drawn by the conventional diode rectifier filter capacitor is peaked pulse current. This results in utility line

More information

Heterojunction Bipolar Transistor Technology (InGaP HBT) High Efficiency/Linearity Amplifier

Heterojunction Bipolar Transistor Technology (InGaP HBT) High Efficiency/Linearity Amplifier Freescale Semiconductor Technical Data Heterojunction Bipolar Transistor Technology (InGaP HBT) High Efficiency/Linearity Amplifier The MMZ9332B is a 2--stage, high linearity InGaP HBT broadband amplifier

More information

RF Power LDMOS Transistors High Ruggedness N--Channel Enhancement--Mode Lateral MOSFETs

RF Power LDMOS Transistors High Ruggedness N--Channel Enhancement--Mode Lateral MOSFETs Freescale Semiconductor Technical Data RF Power LDMOS Transistors High Ruggedness N--Channel Enhancement--Mode Lateral MOSFETs RF power transistors suitable for both narrowband and broadband CW or pulse

More information

Freescale Semiconductor

Freescale Semiconductor Freescale Semiconductor Data Sheet: Technical Information Pressure Document Number: Rev 3, 1/2013 High Temperature Accuracy Integrated Silicon Pressure Sensor for Measuring Absolute Pressure, On-Chip Signal

More information

Improving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs

Improving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs ISSUE: March 2016 Improving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs by Alex Dumais, Microchip Technology, Chandler, Ariz. With the consistent push for higher-performance

More information

RF Power Field Effect Transistors N--Channel Enhancement--Mode Lateral MOSFETs

RF Power Field Effect Transistors N--Channel Enhancement--Mode Lateral MOSFETs Freescale Semiconductor Technical Data RF Power Field Effect Transistors N--Channel Enhancement--Mode Lateral MOSFETs RF power transistors designed for applications operating at frequencies from 900 to

More information

350mA High Efficiency Step Down LED Driver

350mA High Efficiency Step Down LED Driver 35mA High Efficiency Step Down LED Driver CAT421 FEATURES LED drive current up to 35mA 12V and 24V system compatible Handles transients up to 4V Single Pin Control and Dimming function Power Efficiency

More information

DRM100 Designer Reference Manual. Devices Supported: 56F801X

DRM100 Designer Reference Manual. Devices Supported: 56F801X DRM100 Designer Reference Manual Devices Supported: 56F801X Document Number: DRM100 Rev. 0 06/2008 Contents Chapter 1 Introduction 1.1 Introduction... 9 1.2 Freescale Digital Signal Controller Advantages

More information

Enhancement Mode phemt

Enhancement Mode phemt Freescale Semiconductor Technical Data Enhancement Mode phemt Technology (E -phemt) High Linearity Amplifier The MMG15241H is a high dynamic range, low noise amplifier MMIC, housed in a SOT--89 standard

More information

MC56F844XX MC56F844XX

MC56F844XX MC56F844XX Freescale Semiconductor Document Number: MC56F844XX Data Sheet: Technical Data Rev. 3, 06/2014 MC56F844XX Supports the 56F84462VLH, 56F84452VLH, 56F84451VLF, 56F84442VLH, 56F84441VLF Features This family

More information

MC56F825x/MC56F824x. MC56F825x/MC56F824x Digital Signal Controller. Freescale Semiconductor Technical Data. Document Number: MC56F825X Rev.

MC56F825x/MC56F824x. MC56F825x/MC56F824x Digital Signal Controller. Freescale Semiconductor Technical Data. Document Number: MC56F825X Rev. Freescale Semiconductor Technical Data Document Number: MC56F825X Rev. 4, 06/2014 MC56F825x/MC56F824x MC56F825x/MC56F824x Digital Signal Controller 44-pin Case: 10 x 10 mm 2 64-pin Case: 10 x 10 mm 2 48-pin

More information

Student Department of EEE (M.E-PED), 2 Assitant Professor of EEE Selvam College of Technology Namakkal, India

Student Department of EEE (M.E-PED), 2 Assitant Professor of EEE Selvam College of Technology Namakkal, India Design and Development of Single Phase Bridgeless Three Stage Interleaved Boost Converter with Fuzzy Logic Control System M.Pradeep kumar 1, M.Ramesh kannan 2 1 Student Department of EEE (M.E-PED), 2 Assitant

More information

Hello, and welcome to this presentation of the FlexTimer or FTM module for Kinetis K series MCUs. In this session, you ll learn about the FTM, its

Hello, and welcome to this presentation of the FlexTimer or FTM module for Kinetis K series MCUs. In this session, you ll learn about the FTM, its Hello, and welcome to this presentation of the FlexTimer or FTM module for Kinetis K series MCUs. In this session, you ll learn about the FTM, its main features and the application benefits of leveraging

More information

How to Use GDU Module in MC9S08SU16

How to Use GDU Module in MC9S08SU16 NXP Semiconductors Document Number: AN5395 Application Note Rev. 0, 12/2016 How to Use GDU Module in MC9S08SU16 1. Introduction MC9S08SU16 is new NXP low-cost, high-performance and high integration UHV

More information

Driver or Pre -driver General Purpose Amplifier

Driver or Pre -driver General Purpose Amplifier Freescale Semiconductor Technical Data Driver or Pre -driver General Purpose Amplifier The MMG30271B is a 1/2 W, Class AB, high gain amplifier designed as a driver or pre--driver for cellular base station

More information

MPC5643L Hardware Requirements

MPC5643L Hardware Requirements Freescale Semiconductor Document Number: AN4623 Application Note Rev 1, 10/2013 MPC5643L Hardware Requirements by: Anita Maliverney, Masato Oshima, and Eugenio Fortanely 1 Introduction The MPC5643L microcontroller

More information

Two Channel Distributed System Interface (DSI) Physical Interface Device

Two Channel Distributed System Interface (DSI) Physical Interface Device Freescale Semiconductor Technical Data Two Channel Distributed System Interface (DSI) Physical Interface Device The is a dual channel physical layer interface IC for the Distributed System Interface (DSI)

More information

Application Note, V1.1, Apr CoolMOS TM. AN-CoolMOS-08 SMPS Topologies Overview. Power Management & Supply. Never stop thinking.

Application Note, V1.1, Apr CoolMOS TM. AN-CoolMOS-08 SMPS Topologies Overview. Power Management & Supply. Never stop thinking. Application Note, V1.1, Apr. 2002 CoolMOS TM AN-CoolMOS-08 Power Management & Supply Never stop thinking. Revision History: 2002-04 V1.1 Previous Version: V1.0 Page Subjects (major changes since last revision)

More information

2 W High Gain Power Amplifier for Cellular Infrastructure InGaP GaAs HBT

2 W High Gain Power Amplifier for Cellular Infrastructure InGaP GaAs HBT Freescale Semiconductor Technical Data 2 W High Gain Power Amplifier for Cellular Infrastructure InGaP GaAs HBT The MMZ25333B is a versatile 3--stage power amplifier targeted at driver and pre--driver

More information

Heterojunction Bipolar Transistor Technology (InGaP HBT) High Efficiency/Linearity Amplifier

Heterojunction Bipolar Transistor Technology (InGaP HBT) High Efficiency/Linearity Amplifier Freescale Semiconductor Technical Data Heterojunction Bipolar Transistor Technology (InGaP HBT) High Efficiency/Linearity Amplifier The MMZ9312B is a 2--stage high efficiency, Class AB InGaP HBT amplifier

More information

1. DEFINE THE SPECIFICATION 2. SELECT A TOPOLOGY

1. DEFINE THE SPECIFICATION 2. SELECT A TOPOLOGY How to Choose for Design This article is to present a way to choose a switching controller for design in the s Selector Guide SGD514/D from ON Semiconductor. (http://www.onsemi.com/pub/collateral/sgd514d.pdf)

More information

Driving LEDs with a PIC Microcontroller Application Note

Driving LEDs with a PIC Microcontroller Application Note Driving LEDs with a PIC Microcontroller Application Note Introduction Nowadays, applications increasingly make use of LEDs as a replacement for traditional light bulbs. For example, LEDs are frequently

More information

ML4818 Phase Modulation/Soft Switching Controller

ML4818 Phase Modulation/Soft Switching Controller Phase Modulation/Soft Switching Controller www.fairchildsemi.com Features Full bridge phase modulation zero voltage switching circuit with programmable ZV transition times Constant frequency operation

More information

Sensorless PMSM Control on MKV46F256 Using Kinetis SDK

Sensorless PMSM Control on MKV46F256 Using Kinetis SDK Freescale Semiconductor, Inc. Application Note Document Number: AN5004 Rev. 1, 03/2015 Sensorless PMSM Control on MKV46F256 Using Kinetis SDK by: Marek Zeman 1 Introduction This application note represents

More information

RF Power LDMOS Transistors N--Channel Enhancement--Mode Lateral MOSFETs

RF Power LDMOS Transistors N--Channel Enhancement--Mode Lateral MOSFETs Freescale Semiconductor Technical Data RF Power LDMOS Transistors N--Channel Enhancement--Mode Lateral MOSFETs These RF power transistors are designed for applications operating at frequencies between

More information

E Typical Application and Component Selection AN 0179 Jan 25, 2017

E Typical Application and Component Selection AN 0179 Jan 25, 2017 1 Typical Application and Component Selection 1.1 Step-down Converter and Control System Understanding buck converter and control scheme is essential for proper dimensioning of external components. E522.41

More information

Repetitive Short-circuit Performances

Repetitive Short-circuit Performances Freescale Semiconductor Application Note AN3959 Rev. 2.0, 6/2012 Repetitive Short-circuit Performances For the MC15XS3400D, MC35XS3400D, and MC10XS3435D 1 Introduction This application note relates the

More information

Using a Linear Transistor Model for RF Amplifier Design

Using a Linear Transistor Model for RF Amplifier Design Application Note AN12070 Rev. 0, 03/2018 Using a Linear Transistor Model for RF Amplifier Design Introduction The fundamental task of a power amplifier designer is to design the matching structures necessary

More information

Advanced Doherty Alignment Module (ADAM)

Advanced Doherty Alignment Module (ADAM) Freescale Semiconductor Technical Data Advanced Doherty Alignment Module (ADAM) The MMDS9254 is an integrated module designed for use in base station transmitters in conjunction with high power Doherty

More information

RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET

RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET Freescale Semiconductor Technical Data Document Number: A2V09H300--04N Rev. 0, 2/2016 RF Power LDMOS Transistor N--Channel Enhancement--Mode Lateral MOSFET This 79 W asymmetrical Doherty RF power LDMOS

More information

MPC5606E: Design for Performance and Electromagnetic Compatibility

MPC5606E: Design for Performance and Electromagnetic Compatibility Freescale Semiconductor, Inc. Document Number: AN5100 Application Note MPC5606E: Design for Performance and Electromagnetic Compatibility by: Tomas Kulig 1. Introduction This document provides information

More information

RF Power GaN Transistor

RF Power GaN Transistor Freescale Semiconductor Technical Data Document Number: A2G35S2--1S Rev., 5/216 RF Power GaN Transistor This 4 W RF power GaN transistor is designed for cellular base station applications requiring very

More information

The Frequency Divider component produces an output that is the clock input divided by the specified value.

The Frequency Divider component produces an output that is the clock input divided by the specified value. PSoC Creator Component Datasheet Frequency Divider 1.0 Features Divides a clock or arbitrary signal by a specified value. Enable and Reset inputs to control and align divided output. General Description

More information

AN4507 Application note

AN4507 Application note Application note PWM resolution enhancement through a dithering technique for STM32 advanced-configuration, general-purpose and lite timers Introduction Nowadays power-switching electronics exhibit remarkable

More information

CHAPTER 4 HARDWARE DEVELOPMENT OF STATCOM

CHAPTER 4 HARDWARE DEVELOPMENT OF STATCOM 74 CHAPTER 4 HARDWARE DEVELOPMENT OF STATCOM 4.1 LABORATARY SETUP OF STATCOM The laboratory setup of the STATCOM consists of the following hardware components: Three phase auto transformer used as a 3

More information

RF Power LDMOS Transistors N--Channel Enhancement--Mode Lateral MOSFETs

RF Power LDMOS Transistors N--Channel Enhancement--Mode Lateral MOSFETs Freescale Semiconductor Technical Data RF Power LDMOS Transistors N--Channel Enhancement--Mode Lateral MOSFETs These 350 W CW RF power transistors are designed for consumer and commercial cooking applications

More information

Figure 1. C805193x/92x Capacitive Touch Sense Development Platform

Figure 1. C805193x/92x Capacitive Touch Sense Development Platform CAPACITIVE TOUCH SENSE SOLUTION RELEVANT DEVICES The concepts and example code in this application note are applicable to the following device families: C8051F30x, C8051F31x, C8051F320/1, C8051F33x, C8051F34x,

More information

IX6611 Evaluation Board

IX6611 Evaluation Board IXUM6611-0716 The IX6611 Evaluation Board is created to simplify the IX6611 driver s accommodation in a new design. It is a standalone device that can be easily connected to any IGBT or MOSFET to evaluate

More information